[go: up one dir, main page]

DE69628127D1 - Verfahren und Gerät um die Kohärenz in einem Multiprozessorsystem anzuzeigen - Google Patents

Verfahren und Gerät um die Kohärenz in einem Multiprozessorsystem anzuzeigen

Info

Publication number
DE69628127D1
DE69628127D1 DE69628127T DE69628127T DE69628127D1 DE 69628127 D1 DE69628127 D1 DE 69628127D1 DE 69628127 T DE69628127 T DE 69628127T DE 69628127 T DE69628127 T DE 69628127T DE 69628127 D1 DE69628127 D1 DE 69628127D1
Authority
DE
Germany
Prior art keywords
coherence
displaying
multiprocessor system
multiprocessor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69628127T
Other languages
English (en)
Other versions
DE69628127T2 (de
Inventor
Sanjay R Deshpande
John M Kaiser
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of DE69628127D1 publication Critical patent/DE69628127D1/de
Application granted granted Critical
Publication of DE69628127T2 publication Critical patent/DE69628127T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/0813—Multiuser, multiprocessor or multiprocessing cache systems with a network or matrix configuration
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/0815—Cache consistency protocols
    • G06F12/0817—Cache consistency protocols using directory methods

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Computer Hardware Design (AREA)
  • Software Systems (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Information Transfer Systems (AREA)
  • Multi Processors (AREA)
DE69628127T 1995-12-15 1996-11-22 Verfahren und Gerät um die Kohärenz in einem Multiprozessorsystem anzuzeigen Expired - Fee Related DE69628127T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US573092 1995-12-15
US08/573,092 US5673413A (en) 1995-12-15 1995-12-15 Method and apparatus for coherency reporting in a multiprocessing system

Publications (2)

Publication Number Publication Date
DE69628127D1 true DE69628127D1 (de) 2003-06-18
DE69628127T2 DE69628127T2 (de) 2004-04-08

Family

ID=24290613

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69628127T Expired - Fee Related DE69628127T2 (de) 1995-12-15 1996-11-22 Verfahren und Gerät um die Kohärenz in einem Multiprozessorsystem anzuzeigen

Country Status (7)

Country Link
US (1) US5673413A (de)
EP (1) EP0779583B1 (de)
JP (2) JP3529566B2 (de)
KR (1) KR100241644B1 (de)
CN (1) CN1099644C (de)
DE (1) DE69628127T2 (de)
TW (1) TW401542B (de)

Families Citing this family (39)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5860120A (en) * 1996-12-09 1999-01-12 Intel Corporation Directory-based coherency system using two bits to maintain coherency on a dual ported memory system
US6055608A (en) * 1997-04-14 2000-04-25 International Business Machines Corporation Method and system for speculatively sourcing cache memory data within a multiprocessor data-processing system
US5996049A (en) * 1997-04-14 1999-11-30 International Business Machines Corporation Cache-coherency protocol with recently read state for data and instructions
US6026448A (en) * 1997-08-27 2000-02-15 International Business Machines Corporation Method and means for exchanging messages, responses and data between different computer systems that require a plurality of communication paths between them
US6067611A (en) * 1998-06-30 2000-05-23 International Business Machines Corporation Non-uniform memory access (NUMA) data processing system that buffers potential third node transactions to decrease communication latency
DE19981441D2 (de) * 1998-07-30 2001-07-12 Siemens Ag Bus-Steuereinheit zur Unterstützung einer Programmablauf-Überwachung in Sternstrukturen, dazugehöriges Programmablauf-Überwachungssystem sowie Verfahren zur Programmablauf-Überwachung
US6085293A (en) * 1998-08-17 2000-07-04 International Business Machines Corporation Non-uniform memory access (NUMA) data processing system that decreases latency by expediting rerun requests
US6145032A (en) * 1998-09-21 2000-11-07 International Business Machines Corporation System for recirculation of communication transactions in data processing in the event of communication stall
US6546429B1 (en) * 1998-09-21 2003-04-08 International Business Machines Corporation Non-uniform memory access (NUMA) data processing system that holds and reissues requests at a target processing node in response to a retry
US6081874A (en) * 1998-09-29 2000-06-27 International Business Machines Corporation Non-uniform memory access (NUMA) data processing system that speculatively issues requests on a node interconnect
US6067603A (en) * 1998-10-01 2000-05-23 International Business Machines Corporation Non-uniform memory access (NUMA) data processing system that speculatively issues requests on a node interconnect
US6108764A (en) * 1998-12-17 2000-08-22 International Business Machines Corporation Non-uniform memory access (NUMA) data processing system with multiple caches concurrently holding data in a recent state from which data can be sourced by shared intervention
US6275905B1 (en) * 1998-12-21 2001-08-14 Advanced Micro Devices, Inc. Messaging scheme to maintain cache coherency and conserve system memory bandwidth during a memory read operation in a multiprocessing computer system
US6631401B1 (en) 1998-12-21 2003-10-07 Advanced Micro Devices, Inc. Flexible probe/probe response routing for maintaining coherency
US6490661B1 (en) 1998-12-21 2002-12-03 Advanced Micro Devices, Inc. Maintaining cache coherency during a memory read operation in a multiprocessing computer system
US6370621B1 (en) 1998-12-21 2002-04-09 Advanced Micro Devices, Inc. Memory cancel response optionally cancelling memory controller's providing of data in response to a read operation
US6115804A (en) * 1999-02-10 2000-09-05 International Business Machines Corporation Non-uniform memory access (NUMA) data processing system that permits multiple caches to concurrently hold data in a recent state from which data can be sourced by shared intervention
US6269428B1 (en) * 1999-02-26 2001-07-31 International Business Machines Corporation Method and system for avoiding livelocks due to colliding invalidating transactions within a non-uniform memory access system
US6442597B1 (en) * 1999-07-08 2002-08-27 International Business Machines Corporation Providing global coherence in SMP systems using response combination block coupled to address switch connecting node controllers to memory
US6779036B1 (en) 1999-07-08 2004-08-17 International Business Machines Corporation Method and apparatus for achieving correct order among bus memory transactions in a physically distributed SMP system
US6467012B1 (en) * 1999-07-08 2002-10-15 International Business Machines Corporation Method and apparatus using a distributed system structure to support bus-based cache-coherence protocols for symmetric multiprocessors
US6480973B1 (en) * 1999-09-30 2002-11-12 Bull Information Systems Inc. Gate close failure notification for fair gating in a nonuniform memory architecture data processing system
US6654837B1 (en) * 1999-12-28 2003-11-25 Intel Corporation Dynamic priority external transaction system
US6757793B1 (en) 2000-03-29 2004-06-29 Advanced Micro Devices, Inc. Reducing probe traffic in multiprocessor systems using a victim record table
FR2832859B1 (fr) * 2001-11-28 2004-01-09 Commissariat Energie Atomique Generateur electrochimique au lithium comprenant au moins une electrode bipolaire avec substrats conducteurs en aluminium ou alliage d'aluminium
US8055492B2 (en) * 2002-01-10 2011-11-08 International Business Machines Corporation Non-unique results in design verification by test programs
US7085898B2 (en) 2003-05-12 2006-08-01 International Business Machines Corporation Coherency management for a “switchless” distributed shared memory computer system
US6988173B2 (en) * 2003-05-12 2006-01-17 International Business Machines Corporation Bus protocol for a switchless distributed shared memory computer system
JP2005057738A (ja) * 2003-07-18 2005-03-03 Canon Inc 信号処理装置、信号処理方法及びプログラム
JP4507563B2 (ja) * 2003-11-10 2010-07-21 株式会社日立製作所 マルチプロセッサシステム
US20070079072A1 (en) * 2005-09-30 2007-04-05 Collier Josh D Preemptive eviction of cache lines from a directory
EP1988464B1 (de) 2006-02-24 2018-11-21 Fujitsu Ltd. Snoop-steuerverfahren und informationsverarbeitungseinrichtung
JP4609521B2 (ja) 2008-04-21 2011-01-12 ソニー株式会社 情報処理装置、および情報処理方法、並びにコンピュータ・プログラム
CN103795770B (zh) * 2012-10-26 2017-07-04 伊姆西公司 在网络基础设施中提供高速缓存服务的方法和装置
CN103631534B (zh) * 2013-11-12 2017-01-11 北京兆芯电子科技有限公司 数据存储系统以及其管理方法
US10747298B2 (en) 2017-11-29 2020-08-18 Advanced Micro Devices, Inc. Dynamic interrupt rate control in computing system
US10503648B2 (en) 2017-12-12 2019-12-10 Advanced Micro Devices, Inc. Cache to cache data transfer acceleration techniques
US11210246B2 (en) 2018-08-24 2021-12-28 Advanced Micro Devices, Inc. Probe interrupt delivery
US12167102B2 (en) 2018-09-21 2024-12-10 Advanced Micro Devices, Inc. Multicast in the probe channel

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5297269A (en) * 1990-04-26 1994-03-22 Digital Equipment Company Cache coherency protocol for multi processor computer system
US5406504A (en) * 1993-06-30 1995-04-11 Digital Equipment Multiprocessor cache examiner and coherency checker
US5530933A (en) * 1994-02-24 1996-06-25 Hewlett-Packard Company Multiprocessor system for maintaining cache coherency by checking the coherency in the order of the transactions being issued on the bus
US5682516A (en) * 1994-03-01 1997-10-28 Intel Corporation Computer system that maintains system wide cache coherency during deferred communication transactions
KR100360064B1 (ko) * 1994-03-01 2003-03-10 인텔 코오퍼레이션 고도로파이프라인된버스구조
US5557769A (en) * 1994-06-17 1996-09-17 Advanced Micro Devices Mechanism and protocol for maintaining cache coherency within an integrated processor
US5548797A (en) * 1994-10-03 1996-08-20 International Business Machines Corporation Digital clock pulse positioning circuit for delaying a signal input by a fist time duration and a second time duration to provide a positioned clock signal

Also Published As

Publication number Publication date
JP2004005657A (ja) 2004-01-08
JP3529566B2 (ja) 2004-05-24
CN1099644C (zh) 2003-01-22
JPH09204405A (ja) 1997-08-05
EP0779583B1 (de) 2003-05-14
JP3832833B2 (ja) 2006-10-11
EP0779583A3 (de) 1999-03-24
US5673413A (en) 1997-09-30
KR970049647A (ko) 1997-07-29
KR100241644B1 (ko) 2000-02-01
DE69628127T2 (de) 2004-04-08
TW401542B (en) 2000-08-11
EP0779583A2 (de) 1997-06-18
CN1157440A (zh) 1997-08-20

Similar Documents

Publication Publication Date Title
DE69628127D1 (de) Verfahren und Gerät um die Kohärenz in einem Multiprozessorsystem anzuzeigen
DE69327448D1 (de) Verfahren und Vorrichtung für Teilaufgaben in verteiltem Verarbeitungssystem
DE69232587D1 (de) Elektrochirurgische vorrichtung für die laproskopie und ähnliche verfahren
DE69423596D1 (de) Verfahren und Vorrichtung zum Druckgiessen
DE69328978D1 (de) Wabenkernstruktur und verfahren und dazugehörige vorrichtung
DE69621148D1 (de) Dreidimensionales zeichnungssystem und verfahren
DE69630928D1 (de) Vorrichtung und Verfahren zum Anzeigen einer Übersetzung
DE69507969D1 (de) Verfahren und Vorrichtung für eine mehrschichtige Halte/Fortsetzungsystemfunktion
DE69629084D1 (de) Verfahren und gerät für textobjektverwaltung
DE69331599D1 (de) Verfahren und Vorrichtung für einen Dateiprozessor mit Cachespeicher
DE69500424D1 (de) Verfahren und gerät zur sicheren objektveränderung in einem verteilten system
ATE259072T1 (de) Optisches verfahren und vorrichtung
DE69119787D1 (de) Apherese verfahren und vorrichtung dafuer
EP0809829A4 (de) Gerät und verfahren
DE69117832D1 (de) Verfahren und Vorrichtung für die Thrombektomie
DE69837366D1 (de) Verfahren und Vorrichtung zur Anzeige des bewegten Objektes auf einem Hintergrund Bild
DE69616761D1 (de) Verfahren und vorrichtung zum umreifen von gegenständen
DE68927082D1 (de) Verfahren und Vorrichtung für die Bilddatenkomprimierung
DE69414784D1 (de) Vorrichtung und Verfahren zur Formmodellierung
DE69525695D1 (de) Objektbasiertes Anzeigesystem und Verfahren
DE69524347D1 (de) Vorrichtung und Verfahren zum Wegmessung
DE69427954D1 (de) Verfahren und vorrichtung zum flüssigkeitsauftrag
DE69617174D1 (de) Verfahren und Vorrichtung zum Druckgiessen
DE69318467D1 (de) Verfahren und Vorrichtung zum Gegendruckgiessen
DE19681251T1 (de) Verfahren und Vorrichtung zum Speichern und Darstellen von Text

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee