[go: up one dir, main page]

DE69431936D1 - Verfahren und Gerät zur Taktsteuerung - Google Patents

Verfahren und Gerät zur Taktsteuerung

Info

Publication number
DE69431936D1
DE69431936D1 DE69431936T DE69431936T DE69431936D1 DE 69431936 D1 DE69431936 D1 DE 69431936D1 DE 69431936 T DE69431936 T DE 69431936T DE 69431936 T DE69431936 T DE 69431936T DE 69431936 D1 DE69431936 D1 DE 69431936D1
Authority
DE
Germany
Prior art keywords
generates
reference clock
control signals
clock signal
oscillator
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69431936T
Other languages
English (en)
Other versions
DE69431936T2 (de
Inventor
Paul D Bassett
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sun Microsystems Inc
Original Assignee
Sun Microsystems Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sun Microsystems Inc filed Critical Sun Microsystems Inc
Publication of DE69431936D1 publication Critical patent/DE69431936D1/de
Application granted granted Critical
Publication of DE69431936T2 publication Critical patent/DE69431936T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/081Details of the phase-locked loop provided with an additional controlled phase shifter
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K3/00Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/03Astable circuits
    • H03K3/0315Ring oscillators
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K3/00Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • H03K3/354Astable circuits
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K5/00Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/13Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H03K5/133Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals using a chain of active delay devices
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/085Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/093Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using special filtering or amplification characteristics in the loop
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00Automatic control of frequency or phase; Synchronisation
    • H03L7/06Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08Details of the phase-locked loop
    • H03L7/099Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
    • H03L7/0995Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator comprising a ring oscillator
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03KPULSE TECHNIQUE
    • H03K5/00Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K2005/00013Delay, i.e. output pulse is delayed after input pulse and pulse length of output pulse is dependent on pulse length of input pulse
    • H03K2005/00019Variable delay
    • H03K2005/00026Variable delay controlled by an analog electrical signal, e.g. obtained after conversion by a D/A converter
    • H03K2005/00032DC control of switching transistors
    • H03K2005/00039DC control of switching transistors having four transistors serially
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L2207/00Indexing scheme relating to automatic control of frequency or phase and to synchronisation
    • H03L2207/06Phase locked loops with a controlled oscillator having at least two frequency control terminals

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Selective Calling Equipment (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
DE69431936T 1993-02-05 1994-01-31 Verfahren und Gerät zur Taktsteuerung Expired - Fee Related DE69431936T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US1412193A 1993-02-05 1993-02-05

Publications (2)

Publication Number Publication Date
DE69431936D1 true DE69431936D1 (de) 2003-02-06
DE69431936T2 DE69431936T2 (de) 2003-08-28

Family

ID=21763652

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69431936T Expired - Fee Related DE69431936T2 (de) 1993-02-05 1994-01-31 Verfahren und Gerät zur Taktsteuerung

Country Status (3)

Country Link
EP (3) EP0610052B1 (de)
AT (1) ATE230528T1 (de)
DE (1) DE69431936T2 (de)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6115769A (en) * 1996-06-28 2000-09-05 Lsi Logic Corporation Method and apparatus for providing precise circuit delays
US6247138B1 (en) * 1997-06-12 2001-06-12 Fujitsu Limited Timing signal generating circuit, semiconductor integrated circuit device and semiconductor integrated circuit system to which the timing signal generating circuit is applied, and signal transmission system
EP0917292A3 (de) * 1997-11-13 2001-08-16 Lsi Logic Corporation Phasenregelschleife mit Doppelkreis
US6294937B1 (en) 1999-05-25 2001-09-25 Lsi Logic Corporation Method and apparatus for self correcting parallel I/O circuitry
US6557066B1 (en) 1999-05-25 2003-04-29 Lsi Logic Corporation Method and apparatus for data dependent, dual level output driver
KR100738552B1 (ko) 2006-01-18 2007-07-11 삼성전자주식회사 통신 시스템의 망동기 클럭 검사 방법 및 그 장치

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4352074A (en) * 1980-02-01 1982-09-28 Westinghouse Electric Corp. Phase-locked loop filter
FR2480048A1 (fr) * 1980-04-04 1981-10-09 Labo Cent Telecommunicat Boucle analogique a verrouillage en frequence
AU549343B2 (en) * 1981-06-08 1986-01-23 British Telecommunications Public Limited Company Phase locking
JPS5887902A (ja) * 1981-11-18 1983-05-25 Mitsubishi Electric Corp Fm復調器
US5086238A (en) * 1985-07-22 1992-02-04 Hitachi, Ltd. Semiconductor supply incorporating internal power supply for compensating for deviation in operating condition and fabrication process conditions
US4791326A (en) * 1987-01-22 1988-12-13 Intel Corporation Current controlled solid state switch
US4813005A (en) * 1987-06-24 1989-03-14 Hewlett-Packard Company Device for synchronizing the output pulses of a circuit with an input clock
DE3806461A1 (de) * 1988-03-01 1989-09-14 Licentia Gmbh Split-loop-filter
US4875108A (en) * 1988-08-02 1989-10-17 Magnetic Peripherals Inc. Phase lock loop
US4928075A (en) * 1989-06-26 1990-05-22 Digital Equipment Corporation Multiple bandwidth filter system for phase locked loop
US5081380A (en) * 1989-10-16 1992-01-14 Advanced Micro Devices, Inc. Temperature self-compensated time delay circuits
JPH0799807B2 (ja) * 1990-03-09 1995-10-25 株式会社東芝 位相同期回路
US5136260A (en) * 1991-03-08 1992-08-04 Western Digital Corporation PLL clock synthesizer using current controlled ring oscillator
US5146121A (en) * 1991-10-24 1992-09-08 Northern Telecom Limited Signal delay apparatus employing a phase locked loop

Also Published As

Publication number Publication date
EP1120913A1 (de) 2001-08-01
EP0610052A3 (de) 1995-07-19
EP1120912A1 (de) 2001-08-01
DE69431936T2 (de) 2003-08-28
EP0610052B1 (de) 2003-01-02
EP0610052A2 (de) 1994-08-10
ATE230528T1 (de) 2003-01-15

Similar Documents

Publication Publication Date Title
CA2152180A1 (en) Phase locked loop synchronization circuit and method
DE69233513D1 (de) System und Verfahren zur digitalen Filterung
DE69416880D1 (de) CMOS Schaltungen zur Erzeugung mehrphasiger Taktsignalen
ATA224691A (de) Verfahren zur verschiebung der frequenz von signalen
KR890001296A (ko) 입력 클럭과 회로의 출력 펄스를 동기시키기 위한 장지
DE69715848D1 (de) Gerät und verfahren zur verarbeitung von signalen eines positionsgebers
ATE158436T1 (de) Vorrichtung und verfahren zur takterzeugung für eine anzeigevorrichtung
FI915199A0 (fi) Foerfarande foer identifiering av en spaerrsignal hos en ekoslaeckare.
DE69327612D1 (de) Schaltung und Verfahren zur Generierung eines stabilen Taktsignals mit Frequenzvervielfachung
DE69838228D1 (de) Einrichtung zur Erzeugung der absoluten Phase eines von einem Empfänger empfangenen Signals
DE69733000D1 (de) Verfahren und schaltung zur reduktion von offsetspannung eines signals
DE69407529D1 (de) Vorrichtung zur Überwachung der Phasenverschiebung zwischen zwei Taktsignalen
DE69431936D1 (de) Verfahren und Gerät zur Taktsteuerung
KR970701952A (ko) 정밀한 쿼드리쳐 신호 생성 회로 및 방법(Circuit and method for generating accurate guadrature signals)
MY112455A (en) Optical disc apparatus
DE3889893D1 (de) Verfahren und Vorrichtung zur Messung von Jitter eines periodischen Signals.
DE68910461D1 (de) GERäT ZUR RECHNERGESTÜTZEN ERZEUGUNG VON PRÜFPROGRAMMEN FÜR DIGITALE SCHALTUNGEN.
ATE352914T1 (de) Verfahren und kompensationsmodul zur phasenkompensation von taktsignalen
ATE71785T1 (de) Koppelfeld fuer digitale audiosignale.
DE69632983D1 (de) Verfahren und Schaltung zur Korrektur des Amplitudenfehlers und Phasenfehlers eines Trägersignals
FI931019A (fi) Menetelmä kellosignaalin muodostamiseksi vaihelukitun silmukan avulla ja vaihelukittu silmukka
MY117812A (en) Phase digitizer for radio communications
DE69028129D1 (de) Schaltungen zur Erzeugung eines interpolarisierten Signals
DE69906137D1 (de) Schaltung zur frequenzmultiplikation eines winkel-modulierten signals unter verwendung einer phasenregelschleife und verfahren
SU1594476A1 (ru) Устройство дл регистрации сигнала самопроизвольной пол ризации

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee