[go: up one dir, main page]

DE69122520D1 - Vielfachbus-Systemspeicherarchitektur - Google Patents

Vielfachbus-Systemspeicherarchitektur

Info

Publication number
DE69122520D1
DE69122520D1 DE69122520T DE69122520T DE69122520D1 DE 69122520 D1 DE69122520 D1 DE 69122520D1 DE 69122520 T DE69122520 T DE 69122520T DE 69122520 T DE69122520 T DE 69122520T DE 69122520 D1 DE69122520 D1 DE 69122520D1
Authority
DE
Germany
Prior art keywords
system memory
bus system
memory architecture
multiple bus
architecture
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69122520T
Other languages
English (en)
Other versions
DE69122520T2 (de
Inventor
Carol E Bassett
Robert G Campbell
Marilyn J Lang
Sridhar Begur
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hewlett Packard Development Co LP
Original Assignee
Hewlett Packard Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hewlett Packard Co filed Critical Hewlett Packard Co
Publication of DE69122520D1 publication Critical patent/DE69122520D1/de
Application granted granted Critical
Publication of DE69122520T2 publication Critical patent/DE69122520T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4234—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus
    • G06F13/4243—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus with synchronous protocol
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0877—Cache access modes
    • G06F12/0879—Burst mode

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
  • Memory System (AREA)
  • Multi Processors (AREA)
DE69122520T 1990-01-31 1991-01-30 Vielfachbus-Systemspeicherarchitektur Expired - Fee Related DE69122520T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US47206690A 1990-01-31 1990-01-31

Publications (2)

Publication Number Publication Date
DE69122520D1 true DE69122520D1 (de) 1996-11-14
DE69122520T2 DE69122520T2 (de) 1997-02-13

Family

ID=23874070

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69122520T Expired - Fee Related DE69122520T2 (de) 1990-01-31 1991-01-30 Vielfachbus-Systemspeicherarchitektur

Country Status (4)

Country Link
US (2) US5960450A (de)
EP (1) EP0440452B1 (de)
JP (1) JPH04213144A (de)
DE (1) DE69122520T2 (de)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE69122520T2 (de) * 1990-01-31 1997-02-13 Hewlett Packard Co Vielfachbus-Systemspeicherarchitektur
JP3579461B2 (ja) 1993-10-15 2004-10-20 株式会社ルネサステクノロジ データ処理システム及びデータ処理装置
US5898857A (en) * 1994-12-13 1999-04-27 International Business Machines Corporation Method and system for interfacing an upgrade processor to a data processing system
US5603041A (en) * 1994-12-13 1997-02-11 International Business Machines Corporation Method and system for reading from a m-byte memory utilizing a processor having a n-byte data bus
JP3524337B2 (ja) * 1997-07-25 2004-05-10 キヤノン株式会社 バス管理装置及びそれを有する複合機器の制御装置
US6341335B1 (en) * 1997-10-29 2002-01-22 Hitachi, Ltd. Information processing system for read ahead buffer memory equipped with register and memory controller
US6125406A (en) * 1998-05-15 2000-09-26 Xerox Corporation Bi-directional packing data device enabling forward/reverse bit sequences with two output latches
US20020056027A1 (en) * 1998-10-29 2002-05-09 Hiroki Kanai Information processing system
ES2178524B1 (es) * 1999-10-11 2004-08-16 Dupont Powder Coatings Iberica, S.A. Plataforma dosificadora de pintura en polvo.
US6964045B1 (en) 1999-12-16 2005-11-08 Grimes James E Multiple program storage within a programmable logic controller system
TW507128B (en) * 2001-07-12 2002-10-21 Via Tech Inc Data memory controller supporting the data bus invert
GB2390700B (en) * 2002-04-15 2006-03-15 Alphamosaic Ltd Narrow/wide cache
ITRM20020369A1 (it) * 2002-07-09 2004-01-09 Micron Technology Inc Architettura a burst per memoria a doppio bus.
JP2008046993A (ja) * 2006-08-18 2008-02-28 Fujitsu Ltd 半導体装置およびバス間接続方法
KR20120098105A (ko) * 2011-02-28 2012-09-05 에스케이하이닉스 주식회사 데이터 전송 회로 및 이를 포함하는 메모리 장치
US9904636B2 (en) 2015-10-22 2018-02-27 John Boyd Modular ultra-wide internal bus mainframe processing units
CN111240581B (zh) * 2018-11-29 2023-08-08 北京地平线机器人技术研发有限公司 存储器访问控制方法、装置和电子设备

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3249924A (en) * 1962-12-31 1966-05-03 Ibm Asynchronous data processing system
US3380030A (en) * 1965-07-29 1968-04-23 Ibm Apparatus for mating different word length memories
US4131940A (en) * 1977-07-25 1978-12-26 International Business Machines Corporation Channel data buffer apparatus for a digital data processing system
AU530137B2 (en) * 1978-09-11 1983-07-07 K.K. Toshiba Information processor
JPS5779551A (en) * 1980-11-06 1982-05-18 Nec Corp Information transfer device
US4455606A (en) * 1981-09-14 1984-06-19 Honeywell Information Systems Inc. Logic control system for efficient memory to CPU transfers
JPS618785A (ja) * 1984-06-21 1986-01-16 Fujitsu Ltd 記憶装置アクセス制御方式
US4621341A (en) * 1984-08-24 1986-11-04 Advanced Micro Devices, Inc. Method and apparatus for transferring data in parallel from a smaller to a larger register
US4809218A (en) * 1986-01-29 1989-02-28 Digital Equipment Corporation Apparatus and method for increased system bus utilization in a data processing system
US4954946A (en) * 1986-01-29 1990-09-04 Digital Equipment Corporation Apparatus and method for providing distribution control in a main memory unit of a data processing system
US5003471A (en) * 1988-09-01 1991-03-26 Gibson Glenn A Windowed programmable data transferring apparatus which uses a selective number of address offset registers and synchronizes memory access to buffer
US5131083A (en) * 1989-04-05 1992-07-14 Intel Corporation Method of transferring burst data in a microprocessor
US5307469A (en) * 1989-05-05 1994-04-26 Wang Laboratories, Inc. Multiple mode memory module
US5175863A (en) * 1989-10-23 1992-12-29 International Business Machines Corporation Signal data processing system having independently, simultaneously operable alu and macu
DE69122520T2 (de) * 1990-01-31 1997-02-13 Hewlett Packard Co Vielfachbus-Systemspeicherarchitektur

Also Published As

Publication number Publication date
EP0440452A3 (en) 1991-12-11
EP0440452B1 (de) 1996-10-09
EP0440452A2 (de) 1991-08-07
US5960450A (en) 1999-09-28
US6202120B1 (en) 2001-03-13
DE69122520T2 (de) 1997-02-13
JPH04213144A (ja) 1992-08-04

Similar Documents

Publication Publication Date Title
DE69110842D1 (de) Hausbussystem.
DE59202560D1 (de) Bussystem.
DE68925565D1 (de) Hausbus-Informationssystem
FI925845L (fi) Biokeramiskt system foer avgivande av bioaktiva aemnen
FI934293A7 (fi) Säilytysjärjestelmä
DE69128107D1 (de) Busanordnung für Speicherzugriff
DE69132344D1 (de) Dynamische Busarbitrierung
DE69230093D1 (de) Multiprozessorsystem
FI933177A7 (fi) System foer behandling av avloppsvatten
DE69131703D1 (de) AV-System
DE69032348D1 (de) Objektbasiertes System
FI924194L (fi) Naolelektrodsystem
DE69422750D1 (de) Serielles Bussystem
NO913998D0 (no) Undervanns-produksjonssystem
FI933044A0 (fi) Vattenloesligt system foer avgivning av hydrofoba vaetskor
DE69130889D1 (de) Datenspeichersystem
DE69332058D1 (de) Mehrprozessorsystem
DE69122520D1 (de) Vielfachbus-Systemspeicherarchitektur
DE69032349D1 (de) Objektbasiertes System
FI930047L (fi) System foer ekoavlaegsning omfattande en ekobildsavlaegsningsreferenssignal
DE69130932D1 (de) Speichersystem
DE69133025D1 (de) Multiprozessorsystem
DE69131417D1 (de) Bussystem
DE59409273D1 (de) Datenbussystem
DE69229851D1 (de) Sequentielles Urladesystem

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8327 Change in the person/name/address of the patent owner

Owner name: HEWLETT-PACKARD CO. (N.D.GES.D.STAATES DELAWARE),

8327 Change in the person/name/address of the patent owner

Owner name: HEWLETT-PACKARD DEVELOPMENT CO., L.P., HOUSTON, TE

8339 Ceased/non-payment of the annual fee