[go: up one dir, main page]

DE60003482D1 - Adressen- und Datenübertragungsschaltung - Google Patents

Adressen- und Datenübertragungsschaltung

Info

Publication number
DE60003482D1
DE60003482D1 DE60003482T DE60003482T DE60003482D1 DE 60003482 D1 DE60003482 D1 DE 60003482D1 DE 60003482 T DE60003482 T DE 60003482T DE 60003482 T DE60003482 T DE 60003482T DE 60003482 D1 DE60003482 D1 DE 60003482D1
Authority
DE
Germany
Prior art keywords
address
data transmission
transmission circuit
circuit
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE60003482T
Other languages
English (en)
Other versions
DE60003482T2 (de
Inventor
Hans Juergen Mattausch
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hiroshima University NUC
Original Assignee
Hiroshima University NUC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hiroshima University NUC filed Critical Hiroshima University NUC
Publication of DE60003482D1 publication Critical patent/DE60003482D1/de
Application granted granted Critical
Publication of DE60003482T2 publication Critical patent/DE60003482T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/16—Multiple access memory array, e.g. addressing one storage element via at least two independent addressing line groups
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/20—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits characterised by logic function, e.g. AND, OR, NOR, NOT circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Static Random-Access Memory (AREA)
  • Storage Device Security (AREA)
  • Memory System (AREA)
  • Dram (AREA)
DE60003482T 1999-03-25 2000-03-24 Adressen- und Datenübertragungsschaltung Expired - Lifetime DE60003482T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP11081288A JP2000276400A (ja) 1999-03-25 1999-03-25 アドレス及びデータ転送回路
JP8128899 1999-03-25

Publications (2)

Publication Number Publication Date
DE60003482D1 true DE60003482D1 (de) 2003-07-31
DE60003482T2 DE60003482T2 (de) 2004-04-29

Family

ID=13742203

Family Applications (1)

Application Number Title Priority Date Filing Date
DE60003482T Expired - Lifetime DE60003482T2 (de) 1999-03-25 2000-03-24 Adressen- und Datenübertragungsschaltung

Country Status (6)

Country Link
US (1) US6516392B1 (de)
EP (1) EP1039475B1 (de)
JP (1) JP2000276400A (de)
KR (1) KR100333521B1 (de)
DE (1) DE60003482T2 (de)
TW (1) TW441081B (de)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2002055879A (ja) 2000-08-11 2002-02-20 Univ Hiroshima マルチポートキャッシュメモリ
US8699277B2 (en) * 2011-11-16 2014-04-15 Qualcomm Incorporated Memory configured to provide simultaneous read/write access to multiple banks

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2712125B2 (ja) * 1987-11-20 1998-02-10 株式会社日立製作所 半導体記憶装置
JPH0485788A (ja) * 1990-07-27 1992-03-18 Toshiba Corp 多ポートキャッシュメモリ
US5204841A (en) * 1990-07-27 1993-04-20 International Business Machines Corporation Virtual multi-port RAM
US5542067A (en) 1992-04-23 1996-07-30 International Business Machines Corporation Virtual multi-port RAM employing multiple accesses during single machine cycle
JPH0660007A (ja) * 1992-08-05 1994-03-04 Mitsubishi Electric Corp 半導体記憶装置
JPH07271654A (ja) * 1994-04-01 1995-10-20 Tokyo Electron Ltd コントローラ
JPH09147563A (ja) * 1995-11-29 1997-06-06 Hitachi Ltd 複数ポートメモリ
US5717646A (en) * 1996-12-05 1998-02-10 Kyi; Ben-I Random access multiport memory capable of simultaneously accessing memory cells from a plurality of interface ports
US6212607B1 (en) * 1997-01-17 2001-04-03 Integrated Device Technology, Inc. Multi-ported memory architecture using single-ported RAM

Also Published As

Publication number Publication date
KR100333521B1 (ko) 2002-04-25
JP2000276400A (ja) 2000-10-06
US6516392B1 (en) 2003-02-04
DE60003482T2 (de) 2004-04-29
KR20010006866A (ko) 2001-01-26
EP1039475A3 (de) 2001-06-20
EP1039475B1 (de) 2003-06-25
EP1039475A2 (de) 2000-09-27
TW441081B (en) 2001-06-16

Similar Documents

Publication Publication Date Title
DE60022279D1 (de) Datensende- und -empfangsgerät
DE69939717D1 (de) Speicherschaltung
DE69943228D1 (de) Datenempfangsvorrichtung
FI980373A0 (fi) Foerfarande foer att behandla en mobilstations data
FR2797527B1 (fr) Carte-mere
DE69906006D1 (de) Datenverarbeitungs-schaltung mit pufferspeicher
FI990970L (fi) Tiedonsiirto
FI19992470L (fi) Tiedonsiirto
EP1237323A4 (de) Datenwiedergabegerät
FI19991978L (fi) Elektronisen data toimittaminen
FI19991780L (fi) Elektroniikkalaitteen kuori
DE69814376D1 (de) Elektronisches Endgerät
HK1045045A1 (zh) 數據傳送和接收系統
FI990591L (fi) Tietojenvälitysmenetelmä
DE60007218D1 (de) Flipflop-Schaltung
DE69832348D1 (de) Speicherschaltung
DE60035917D1 (de) Elektronisches Bauteil
DE60040735D1 (de) R datenübertragung
DE60038703D1 (de) Asynchrone Datenübertragung
DE69938991D1 (de) Datenverarbeitung
DE69942324D1 (de) Datenübertragungsgerät und Datenempfangsgerät
DE69819581D1 (de) Seriendatenübertragungsschaltung
DE60028934D1 (de) Schaltungsanordnung
DE69939291D1 (de) Eingangsschaltung
FI20001617L (fi) Tiedonsiirtomenetelmõ ja -jõrjestely

Legal Events

Date Code Title Description
8364 No opposition during term of opposition