[go: up one dir, main page]

DE3855492D1 - Hochgeschwindigkeitsrechner mit beschränktem Befehlssatz, der in mehrere Schaltungen aufgeteilt ist - Google Patents

Hochgeschwindigkeitsrechner mit beschränktem Befehlssatz, der in mehrere Schaltungen aufgeteilt ist

Info

Publication number
DE3855492D1
DE3855492D1 DE3855492T DE3855492T DE3855492D1 DE 3855492 D1 DE3855492 D1 DE 3855492D1 DE 3855492 T DE3855492 T DE 3855492T DE 3855492 T DE3855492 T DE 3855492T DE 3855492 D1 DE3855492 D1 DE 3855492D1
Authority
DE
Germany
Prior art keywords
divided
instruction set
speed computer
several circuits
limited instruction
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE3855492T
Other languages
English (en)
Other versions
DE3855492T2 (de
Inventor
Hans J Greub
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
ST. CLAIR INTELLECTUAL PROPERTY CONSULTANTS, INC.,
Original Assignee
Tektronix Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tektronix Inc filed Critical Tektronix Inc
Publication of DE3855492D1 publication Critical patent/DE3855492D1/de
Application granted granted Critical
Publication of DE3855492T2 publication Critical patent/DE3855492T2/de
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
    • G06F15/7828—Architectures of general purpose stored program computers comprising a single central processing unit without memory
    • G06F15/7835—Architectures of general purpose stored program computers comprising a single central processing unit without memory on more than one IC chip
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/10—Distribution of clock signals, e.g. skew
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Executing Machine-Instructions (AREA)
  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
  • Static Random-Access Memory (AREA)
  • Logic Circuits (AREA)
  • Microcomputers (AREA)
DE19883855492 1987-08-07 1988-07-12 Hochgeschwindigkeitsrechner mit beschränktem Befehlssatz, der in mehrere Schaltungen aufgeteilt ist Expired - Lifetime DE3855492T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US8400387A 1987-08-07 1987-08-07

Publications (2)

Publication Number Publication Date
DE3855492D1 true DE3855492D1 (de) 1996-10-02
DE3855492T2 DE3855492T2 (de) 1997-01-09

Family

ID=22182080

Family Applications (1)

Application Number Title Priority Date Filing Date
DE19883855492 Expired - Lifetime DE3855492T2 (de) 1987-08-07 1988-07-12 Hochgeschwindigkeitsrechner mit beschränktem Befehlssatz, der in mehrere Schaltungen aufgeteilt ist

Country Status (3)

Country Link
EP (1) EP0302262B1 (de)
JP (1) JPS6465617A (de)
DE (1) DE3855492T2 (de)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5008636A (en) * 1988-10-28 1991-04-16 Apollo Computer, Inc. Apparatus for low skew system clock distribution and generation of 2X frequency clocks
JPH049360Y2 (de) * 1988-11-30 1992-03-09
US6115318A (en) * 1996-12-03 2000-09-05 Micron Technology, Inc. Clock vernier adjustment
US7446584B2 (en) 2002-09-25 2008-11-04 Hrl Laboratories, Llc Time delay apparatus and method of using same

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1501500A (en) * 1975-06-20 1978-02-15 Int Computers Ltd Multilayer printed circuit boards
SE403609B (sv) * 1977-01-18 1978-08-28 Hiab Foco Ab Forfarande vid montering av en kranstomme
US4514647A (en) * 1983-08-01 1985-04-30 At&T Bell Laboratories Chipset synchronization arrangement
JPS61220499A (ja) * 1985-03-27 1986-09-30 株式会社日立製作所 混成多層配線基板

Also Published As

Publication number Publication date
EP0302262A3 (en) 1990-08-16
EP0302262A2 (de) 1989-02-08
JPS6465617A (en) 1989-03-10
EP0302262B1 (de) 1996-08-28
DE3855492T2 (de) 1997-01-09
JPH0559445B2 (de) 1993-08-31

Similar Documents

Publication Publication Date Title
DE69033398D1 (de) Rechnerarchitektur mit Mehrfachbefehlsausgabe
NO862523L (no) System for bestemmelse av en programvares riktighet i et databehandlingsapparat.
TR24202A (tr) Dis taslarini oenleyici agiz ici bilesimi
DE3856234D1 (de) Hierarchischer Aufstellungsplan
DE68910891D1 (de) Schaltungsplatine mit mehreren Computerschnittstellen.
IT1215741B (it) Procedimento e dispositivo per comandare l'intervento di organi di comando su un filatoio.
DE3880711D1 (de) Aufbau eines laeufers mit geschlossenen nuten.
DE69030066D1 (de) Rechner ausgestattet mit mehreren Prozessoren
DE68926596D1 (de) Rechnerschnittstelle mit Masterfähigkeiten mit mehreren Wortbreiten
FI894225A0 (fi) Etoposidloesningar.
AU106405S (en) Computer
DE3855492D1 (de) Hochgeschwindigkeitsrechner mit beschränktem Befehlssatz, der in mehrere Schaltungen aufgeteilt ist
DE69032184D1 (de) Rechnerschnittstelle
KR890003295U (ko) 컴퓨터 테이블
KR890009315U (ko) 조립식 컴퓨터 테이블
KR890019774U (ko) 컴퓨터
MX159827A (es) Mejoras a mecanismo ordenador,contador y selector de objetos en movimiento
DE68907231D1 (de) Kernreaktorbetriebsmethode mit verlaengertem betriebszyklus.
BR6802473U (pt) Disposicao introduzida em seringa
AU106367S (en) Computer
DE69026052D1 (de) Neurorechner
KR900008867U (ko) 마우스 인터페이스(mouse interface)용 로직회로
KR890011332U (ko) 컴퓨터 파워 록크 장치
KR880016690U (ko) 콤퓨터 테이블
KR880016691U (ko) 콤퓨터 테이블

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8327 Change in the person/name/address of the patent owner

Owner name: ST. CLAIR INTELLECTUAL PROPERTY CONSULTANTS, INC.,