[go: up one dir, main page]

DE3780895D1 - Komplementaerer feldeffekt-transistor mit isoliertem gate. - Google Patents

Komplementaerer feldeffekt-transistor mit isoliertem gate.

Info

Publication number
DE3780895D1
DE3780895D1 DE8787113917T DE3780895T DE3780895D1 DE 3780895 D1 DE3780895 D1 DE 3780895D1 DE 8787113917 T DE8787113917 T DE 8787113917T DE 3780895 T DE3780895 T DE 3780895T DE 3780895 D1 DE3780895 D1 DE 3780895D1
Authority
DE
Germany
Prior art keywords
field effect
effect transistor
isolated gate
complementary field
complementary
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
DE8787113917T
Other languages
English (en)
Other versions
DE3780895T2 (de
Inventor
Naoki Kasai
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from JP61223732A external-priority patent/JPS6380561A/ja
Priority claimed from JP61223735A external-priority patent/JPS6380562A/ja
Application filed by NEC Corp filed Critical NEC Corp
Publication of DE3780895D1 publication Critical patent/DE3780895D1/de
Application granted granted Critical
Publication of DE3780895T2 publication Critical patent/DE3780895T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/80Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
    • H10D84/82Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components
    • H10D84/83Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components of only insulated-gate FETs [IGFET]
    • H10D84/85Complementary IGFETs, e.g. CMOS
    • H10D84/856Complementary IGFETs, e.g. CMOS the complementary IGFETs having different architectures than each other, e.g. high-voltage and low-voltage CMOS
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • H01L21/28008Making conductor-insulator-semiconductor electrodes
    • H01L21/28017Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
    • H01L21/28026Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
    • H01L21/28123Lithography-related aspects, e.g. sub-lithography lengths; Isolation-related aspects, e.g. to solve problems arising at the crossing with the side of the device isolation; Planarisation aspects
    • H01L21/2815Lithography-related aspects, e.g. sub-lithography lengths; Isolation-related aspects, e.g. to solve problems arising at the crossing with the side of the device isolation; Planarisation aspects part or whole of the electrode is a sidewall spacer or made by a similar technique, e.g. transformation under mask, plating
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/01Manufacture or treatment
    • H10D30/021Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/026Manufacture or treatment of FETs having insulated gates [IGFET] having laterally-coplanar source and drain regions, a gate at the sides of the bulk channel, and both horizontal and vertical current flow
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/60Insulated-gate field-effect transistors [IGFET]
    • H10D30/63Vertical IGFETs
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/40Crystalline structures
    • H10D62/405Orientations of crystalline planes
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01Manufacture or treatment
    • H10D84/0123Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0165Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including complementary IGFETs, e.g. CMOS devices
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01Manufacture or treatment
    • H10D84/02Manufacture or treatment characterised by using material-based technologies
    • H10D84/03Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
    • H10D84/038Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
DE8787113917T 1986-09-24 1987-09-23 Komplementaerer feldeffekt-transistor mit isoliertem gate. Expired - Fee Related DE3780895T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP61223732A JPS6380561A (ja) 1986-09-24 1986-09-24 相補型半導体装置の製造方法
JP61223735A JPS6380562A (ja) 1986-09-24 1986-09-24 相補型半導体装置

Publications (2)

Publication Number Publication Date
DE3780895D1 true DE3780895D1 (de) 1992-09-10
DE3780895T2 DE3780895T2 (de) 1993-03-11

Family

ID=26525650

Family Applications (1)

Application Number Title Priority Date Filing Date
DE8787113917T Expired - Fee Related DE3780895T2 (de) 1986-09-24 1987-09-23 Komplementaerer feldeffekt-transistor mit isoliertem gate.

Country Status (2)

Country Link
EP (1) EP0261666B1 (de)
DE (1) DE3780895T2 (de)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0354449A3 (de) * 1988-08-08 1991-01-02 Seiko Epson Corporation Einkristall-Halbleitersubstrat
DE69030822T2 (de) * 1989-02-14 1997-11-27 Seiko Epson Corp Halbleitervorrichtung und Verfahren zu ihrer Herstellung
DE19758430C2 (de) * 1997-04-28 2002-09-05 Infineon Technologies Ag Integrierte Schaltungsanordnung mit mindestens einem vertikalen MOS-Transistor und Verfahren zu deren Herstellung
EP0899790A3 (de) 1997-08-27 2006-02-08 Infineon Technologies AG DRAM-Zellanordnung und Verfahren zu deren Herstellung
DE19811882A1 (de) * 1998-03-18 1999-09-23 Siemens Ag DRAM-Zellenanordnung und Verfahren zu deren Herstellung
JP4265882B2 (ja) 2001-12-13 2009-05-20 忠弘 大見 相補型mis装置
JP4723797B2 (ja) 2003-06-13 2011-07-13 財団法人国際科学振興財団 Cmosトランジスタ

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3603848A (en) * 1969-02-27 1971-09-07 Tokyo Shibaura Electric Co Complementary field-effect-type semiconductor device
JPS60128654A (ja) * 1983-12-16 1985-07-09 Hitachi Ltd 半導体集積回路

Also Published As

Publication number Publication date
EP0261666B1 (de) 1992-08-05
DE3780895T2 (de) 1993-03-11
EP0261666A1 (de) 1988-03-30

Similar Documents

Publication Publication Date Title
DE3679971D1 (de) Modulationsdotierter feldeffekttransistor.
DE3788525D1 (de) Feldeffekttransistoranordnungen.
DE3684400D1 (de) Verteilte feldeffekttransistorstruktur.
DE69027832D1 (de) Feld-Effekt-Transistor mit Gate-Abstandsstück
DE68925873D1 (de) Transistor mit schwebendem Gate
DE3768854D1 (de) Lateraltransistor.
DE3856480D1 (de) MOS-Feldeffekt-Transistor mit Leitfähigkeitsmodulation
DE3854677D1 (de) Komplementäre Feldeffekttransistorstruktur.
DE3689433D1 (de) Feldeffekttransistor.
DE3381069D1 (de) Feldeffekttransistor mit modulierter beweglichkeit.
DE3751098D1 (de) Feldeffekttransistor.
DE3782748D1 (de) Feldeffekttransistor mit isoliertem gate.
DE68923629D1 (de) MIS Bauelement mit zusätzlichem Gate.
DE3576612D1 (de) Halbleiteranordnung mit mos-transistoren.
DE68903243D1 (de) Spannungs-stromumsetzer mit mos-transistoren.
DE3887716D1 (de) Transistor.
DE3689931D1 (de) Schnell schaltende laterale Transistoren mit isoliertem Gate.
DE3683597D1 (de) Torschaltung.
DE69317562D1 (de) Halbleiteranordnung mit doppelgate.
DE3583064D1 (de) Supraleitender transistor.
DE3860836D1 (de) Bipolarer transistor mit heterouebergang.
DE3677141D1 (de) Feldeffekttransistoranordnung.
KR890007435A (ko) 쇼트키이(Schottky)게이트 전계효과트랜지스터
DE3688318D1 (de) Feldeffekttransistor.
DE3780895D1 (de) Komplementaerer feldeffekt-transistor mit isoliertem gate.

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee