[go: up one dir, main page]

DE19932944B4 - Circuit arrangement for driving a load - Google Patents

Circuit arrangement for driving a load Download PDF

Info

Publication number
DE19932944B4
DE19932944B4 DE1999132944 DE19932944A DE19932944B4 DE 19932944 B4 DE19932944 B4 DE 19932944B4 DE 1999132944 DE1999132944 DE 1999132944 DE 19932944 A DE19932944 A DE 19932944A DE 19932944 B4 DE19932944 B4 DE 19932944B4
Authority
DE
Germany
Prior art keywords
load
driving
switching device
circuit arrangement
semiconductor switch
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE1999132944
Other languages
German (de)
Other versions
DE19932944A1 (en
Inventor
Axel Christoph
Adam-Istvan Koroncai
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Infineon Technologies AG
Original Assignee
Infineon Technologies AG
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Infineon Technologies AG filed Critical Infineon Technologies AG
Priority to DE1999132944 priority Critical patent/DE19932944B4/en
Publication of DE19932944A1 publication Critical patent/DE19932944A1/en
Application granted granted Critical
Publication of DE19932944B4 publication Critical patent/DE19932944B4/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
    • H03K17/16—Modifications for eliminating interference voltages or currents
    • H03K17/161—Modifications for eliminating interference voltages or currents in field-effect transistor switches
    • H03K17/162—Modifications for eliminating interference voltages or currents in field-effect transistor switches without feedback from the output circuit to the control circuit
    • H03K17/163—Soft switching
    • H03K17/164—Soft switching using parallel switching arrangements

Landscapes

  • Electronic Switches (AREA)
  • Dc-Dc Converters (AREA)

Abstract

Es wird eine Schaltungsanordnung zur Ansteuerung einer Last vorgeschlagen, die eine Schaltvorrichtung aufweist, die seriell mit der Last zwischen einem ersten und einem zweiten Versorgungspotentialanschluß verschalten ist. Eine Steuervorrichtung steuert die Schaltvorrichtung leitend oder sperrend. Die Schaltvorrichtung weist dabei einen ersten und zumindest einen zweiten Halbleiterschalter auf, die mit ihrer Laststrecke parallel verschalten sind und deren Steueranschlüsse miteinander gekoppelt sind. Durch ein verzögertes Schalten des ersten und des zweiten Halbleiterschalters findet eine Flankenverrundung im Stromverlauf statt, so daß die elektromagnetische Abstrahlung verringert ist.It is proposed a circuit for driving a load having a switching device, which is connected in series with the load between a first and a second supply potential terminal. A control device controls the switching device conducting or blocking. The switching device has a first and at least one second semiconductor switch, which are connected in parallel with their load path and whose control terminals are coupled together. By a delayed switching of the first and the second semiconductor switch edge rounding takes place in the current waveform, so that the electromagnetic radiation is reduced.

DE1999132944 1999-07-14 1999-07-14 Circuit arrangement for driving a load Expired - Fee Related DE19932944B4 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
DE1999132944 DE19932944B4 (en) 1999-07-14 1999-07-14 Circuit arrangement for driving a load

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE1999132944 DE19932944B4 (en) 1999-07-14 1999-07-14 Circuit arrangement for driving a load

Publications (2)

Publication Number Publication Date
DE19932944A1 DE19932944A1 (en) 2001-02-08
DE19932944B4 true DE19932944B4 (en) 2005-10-20

Family

ID=7914758

Family Applications (1)

Application Number Title Priority Date Filing Date
DE1999132944 Expired - Fee Related DE19932944B4 (en) 1999-07-14 1999-07-14 Circuit arrangement for driving a load

Country Status (1)

Country Link
DE (1) DE19932944B4 (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE10301693B4 (en) 2003-01-17 2006-08-24 Infineon Technologies Ag MOSFET circuit with reduced output voltage oscillations at a shutdown
US20140103897A1 (en) * 2012-10-17 2014-04-17 Qualcomm Incorporated Glitch suppression in dc-to-dc power conversion

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4393337A (en) * 1978-03-25 1983-07-12 Sony Corporation Switching circuit
GB2184622A (en) * 1985-12-23 1987-06-24 Philips Nv Output buffer having limited rate-of-change of output current
EP0332301A2 (en) * 1988-03-10 1989-09-13 Advanced Micro Devices, Inc. Time variant drive for use in integrated circuits
EP0572706A1 (en) * 1992-06-05 1993-12-08 Siemens Aktiengesellschaft Control circuit for a power-FET with a load connected to its source
US5834860A (en) * 1992-11-25 1998-11-10 Sgs-Thomson Microelectronics Ltd. Controlled impedance transistor switch circuit

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4393337A (en) * 1978-03-25 1983-07-12 Sony Corporation Switching circuit
GB2184622A (en) * 1985-12-23 1987-06-24 Philips Nv Output buffer having limited rate-of-change of output current
EP0332301A2 (en) * 1988-03-10 1989-09-13 Advanced Micro Devices, Inc. Time variant drive for use in integrated circuits
EP0572706A1 (en) * 1992-06-05 1993-12-08 Siemens Aktiengesellschaft Control circuit for a power-FET with a load connected to its source
US5834860A (en) * 1992-11-25 1998-11-10 Sgs-Thomson Microelectronics Ltd. Controlled impedance transistor switch circuit

Also Published As

Publication number Publication date
DE19932944A1 (en) 2001-02-08

Similar Documents

Publication Publication Date Title
DE102006060417B4 (en) System for generating a voltage pulse with a pulse generator, method of control and their use
DE60124760T2 (en) HYBRID ELECTRICAL SWITCHING DEVICE
DE3110314A1 (en) System and device for operating an electromagnet
DE1513883A1 (en) Inverter to periodically change the direction of current in a load resistor
DE69311760T2 (en) Device for operating discharge lamps and vehicle headlights with such a device
DE19932944B4 (en) Circuit arrangement for driving a load
DE3942710A1 (en) METHOD AND CIRCUIT FOR CONTROLLING SEVERAL TRIACS
EP0109540A2 (en) Switching arrangement for actuating electromagnetic switching devices
DE3701588A1 (en) SWITCHING DEVICE FOR AN INDUCTIVE LOAD
DE3920847C2 (en) Method for reducing electromigration when operating a lamp and use of an associated circuit arrangement for carrying out the method
EP0200099B1 (en) Control circuit for an electromagnetic relay to interrupt an ac circuit under tension
AT390532B (en) Pulse width-modulated alternating current power controller
DE202020105977U1 (en) Phase dimmer
DE3144950C2 (en) Control circuit arrangement for a thyristor switch which is switched once synchronously at the zero crossings of an operating alternating voltage for supplying power to a consumer during individual half periods of the operating alternating voltage
DE3242040A1 (en) Switch arrangement for switching an electrical load on and off
EP1030436A3 (en) Circuit arrangement for an AC controller
DE2711232C2 (en) Procedure for switching road traffic systems from day to night operation
DE3514690C2 (en)
DE4019928A1 (en) CIRCUIT ARRANGEMENT FOR LOW-REACTIVITY POWER CONTROL
DE1810273B2 (en) ARRANGEMENT FOR CHANGING THE LOAD IN STEPPED TRANSFORMERS WITH ANTI-PARALLELLY SWITCHED THYRISTORS
DE69307118T2 (en) SERIAL CIRCUIT WITH A PARALLEL
DE19604208C1 (en) Low-loss DC voltage supply circuit e.g. for small domestic appliance relay circuit
DE3603050C2 (en)
EP0087675B1 (en) Switching arrangement for switching on and off major consumer power in an alternating current circuit with several spaced switches for switching-on power for preset periods determined by an electric circuit
DE1548022C (en) Circuit arrangement for operating slave clocks

Legal Events

Date Code Title Description
OP8 Request for examination as to paragraph 44 patent law
8364 No opposition during term of opposition
R119 Application deemed withdrawn, or ip right lapsed, due to non-payment of renewal fee