DE1167567B - Schaltungsanordnung zur Multiplikation binaerer Zahlen - Google Patents
Schaltungsanordnung zur Multiplikation binaerer ZahlenInfo
- Publication number
- DE1167567B DE1167567B DEJ22456A DEJ0022456A DE1167567B DE 1167567 B DE1167567 B DE 1167567B DE J22456 A DEJ22456 A DE J22456A DE J0022456 A DEJ0022456 A DE J0022456A DE 1167567 B DE1167567 B DE 1167567B
- Authority
- DE
- Germany
- Prior art keywords
- stage
- pair
- digits
- delay
- adder
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000000034 method Methods 0.000 claims description 7
- 230000000295 complement effect Effects 0.000 claims 1
- 230000000694 effects Effects 0.000 description 4
- 238000007792 addition Methods 0.000 description 2
- 238000006243 chemical reaction Methods 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 230000005540 biological transmission Effects 0.000 description 1
- 230000003111 delayed effect Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/52—Multiplying; Dividing
- G06F7/523—Multiplying only
- G06F7/533—Reduction of the number of iteration steps or stages, e.g. using the Booth algorithm, log-sum, odd-even
- G06F7/5334—Reduction of the number of iteration steps or stages, e.g. using the Booth algorithm, log-sum, odd-even by using multiple bit scanning, i.e. by decoding groups of successive multiplier bits in order to select an appropriate precalculated multiple of the multiplicand as a partial product
- G06F7/5336—Reduction of the number of iteration steps or stages, e.g. using the Booth algorithm, log-sum, odd-even by using multiple bit scanning, i.e. by decoding groups of successive multiplier bits in order to select an appropriate precalculated multiple of the multiplicand as a partial product overlapped, i.e. with successive bitgroups sharing one or more bits being recoded into signed digit representation, e.g. using the Modified Booth Algorithm
- G06F7/5338—Reduction of the number of iteration steps or stages, e.g. using the Booth algorithm, log-sum, odd-even by using multiple bit scanning, i.e. by decoding groups of successive multiplier bits in order to select an appropriate precalculated multiple of the multiplicand as a partial product overlapped, i.e. with successive bitgroups sharing one or more bits being recoded into signed digit representation, e.g. using the Modified Booth Algorithm each bitgroup having two new bits, e.g. 2nd order MBA
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Computational Mathematics (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Pure & Applied Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Computing Systems (AREA)
- General Engineering & Computer Science (AREA)
- Complex Calculations (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB3590861A GB945528A (en) | 1961-10-05 | 1961-10-05 | Improvements in or relating to multiplying circuits |
Publications (1)
Publication Number | Publication Date |
---|---|
DE1167567B true DE1167567B (de) | 1964-04-09 |
Family
ID=10382886
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
DEJ22456A Pending DE1167567B (de) | 1961-10-05 | 1962-10-03 | Schaltungsanordnung zur Multiplikation binaerer Zahlen |
Country Status (3)
Country | Link |
---|---|
BE (2) | BE612106A (pt) |
DE (1) | DE1167567B (pt) |
GB (1) | GB945528A (pt) |
-
0
- BE BE623250D patent/BE623250A/xx unknown
- BE BE612106D patent/BE612106A/xx unknown
-
1961
- 1961-10-05 GB GB3590861A patent/GB945528A/en not_active Expired
-
1962
- 1962-10-03 DE DEJ22456A patent/DE1167567B/de active Pending
Also Published As
Publication number | Publication date |
---|---|
GB945528A (en) | 1964-01-02 |
BE623250A (pt) | |
BE612106A (pt) |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE1549508C3 (de) | Anordnung zur Übertragsberechnung mit kurzer Signallaufzeit | |
DE2732008C3 (de) | Einrichtung zur Reduzierung von Fibonacci-p-Codes auf die Minimalform | |
DE3340362C2 (pt) | ||
DE2712582C2 (de) | DDA-Rechner (Digital-Differential-Analysator) | |
DE1099228B (de) | Rechenvorrichtung, bei der das Pruefbit errechnet wird | |
DE1499227C3 (de) | Schaltungsanordnung für arithmetische und logische Grundoperationen | |
DE1167567B (de) | Schaltungsanordnung zur Multiplikation binaerer Zahlen | |
DE1549590A1 (de) | Multiplikationsschaltung,insbesondere fuer elektronische Tischrechner | |
DE2321298A1 (de) | Dezimal-binaer-umsetzer | |
DE1549461C3 (pt) | ||
DE2046685A1 (de) | Einrichtung zum Konvertieren einer Dezimalzahl in eine Binarzahl | |
DE1965830C3 (de) | Vorrichtung zur Eingabe einer Dezimalzahl mit wählbarer Kommastelle in eine Rechenmaschine | |
DE2060590A1 (de) | Digitalrechner | |
DE1116923B (de) | Divisionsanordnung fuer Ziffernrechner | |
DE1090453B (de) | Reihenaddierer fuer in einem Binaercode verschluesselte Dezimalzahlen | |
DE2239996A1 (de) | Elektronische vorrichtung zur multiplikation einer binaer kodierten zahl eines zahlensystems mit geradzahliger basis groesser als 2 mit einem faktor, der gleich der haelfte der basis dieses zahlensystems ist | |
DE1239506B (de) | Divisionseinrichtung | |
DE2239737B1 (de) | Elektronische vorrichtung zur verfuenffachung einer im 8-4-2-1-kode binaer kodierten dezimalzahl | |
DE1219973B (de) | Verfahren und Schaltungsanordnung zur Verringerung der bei der UEbertragung eines codierten Wertes benoetigten Stellenzahl, insbesondere in PCM-Systemen | |
DE1524131C (de) | Binär-dezimales Serien-Serien-Rechenwerk mit Dezimalübertragkorrektor zur Addition und Subtraktion zweier binär-codierter Dezimalzahlen | |
DE1801725B2 (de) | Digitaler Fourier-Analysator | |
DE1549568C (de) | Zahlenprufgerat und Verfahren zur Kontrol Ie von mit Prufziffern versehenen Zahlen | |
DE1269392B (de) | Einrichtung zur Division von Dezimalziffern | |
DE2238409A1 (de) | Elektronische serienaddier/subtrahiereinrichtung insbesondere fuer dezimale binaercodes | |
DE1549568B1 (de) | Zahlenpruefgeraet und verfahren zur kontrolle von mit pruef ziffern versehenen zahlen |