[go: up one dir, main page]

CN2512114Y - Duplicated piled reversing welding-ball matrix package body - Google Patents

Duplicated piled reversing welding-ball matrix package body Download PDF

Info

Publication number
CN2512114Y
CN2512114Y CN01266864U CN01266864U CN2512114Y CN 2512114 Y CN2512114 Y CN 2512114Y CN 01266864 U CN01266864 U CN 01266864U CN 01266864 U CN01266864 U CN 01266864U CN 2512114 Y CN2512114 Y CN 2512114Y
Authority
CN
China
Prior art keywords
substrate
pads
chip
solder ball
upside
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
CN01266864U
Other languages
Chinese (zh)
Inventor
钱家锜
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Via Technologies Inc
Original Assignee
Via Technologies Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Via Technologies Inc filed Critical Via Technologies Inc
Priority to CN01266864U priority Critical patent/CN2512114Y/en
Application granted granted Critical
Publication of CN2512114Y publication Critical patent/CN2512114Y/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • H10W74/15
    • H10W90/724
    • H10W90/734

Landscapes

  • Structures For Mounting Electric Components On Printed Circuit Boards (AREA)

Abstract

一种可重复堆叠的倒装片焊球阵列封装体,包括未设有芯片固定腔的基板,其包括第一表面与第二表面;多个凸块焊垫,设于第一表面上,并分布于至少一预定区域内;多个第一锡球焊垫,设于第一表面上,并分布于预定区域外;多个第二锡球焊垫,设于第二表面上;多个电路通路,设于基板内部,以电连接凸块焊垫、第一及第二锡球焊垫;以及至少一IC芯片,设于基板预定区域上,IC芯片下侧设有多个接合垫,接合垫与凸块焊垫相对应,接合垫与相对应的凸块焊垫间设有焊料凸块或导电聚合物凸块,以固定IC芯片;其中封装体第一锡球焊垫对应于另一封装体第二锡球焊垫,并在第一锡球焊垫与相对应的第二锡球焊垫间形成锡焊球,以重复堆叠封装体。

Figure 01266864

A repeatable stackable flip-chip solder ball array package, comprising a substrate without a chip fixing cavity, which includes a first surface and a second surface; a plurality of bump pads are arranged on the first surface, and Distributed in at least one predetermined area; a plurality of first solder ball pads are arranged on the first surface and distributed outside the predetermined area; a plurality of second solder ball pads are arranged on the second surface; a plurality of circuits The passage is arranged inside the substrate to electrically connect the bump pads, the first and the second solder ball pads; and at least one IC chip is arranged on a predetermined area of the substrate, and a plurality of bonding pads are arranged on the lower side of the IC chip for bonding The pad corresponds to the bump pad, and a solder bump or a conductive polymer bump is provided between the bonding pad and the corresponding bump pad to fix the IC chip; wherein the first solder ball pad of the package corresponds to the other The second solder ball pad of the package body, and solder balls are formed between the first solder ball pad and the corresponding second solder pad, so as to repeatedly stack the package body.

Figure 01266864

Description

But the flip-chip welded ball array packaging body of repeatedly stacking
Technical field
The utility model relate to a kind of flip-chip (flip-chip) welded ball array (ball grid array, BGA) packaging body (package), but particularly relate to the flip-chip welded ball array packaging body of a kind of repeatedly stacking (stackable).
Background technology
Along with the development of portable electronic equipment, various light, thin, short and small packaging bodies constantly are developed, and the upside-down mounting chip BGA encapsulation body is exactly an example wherein.In the upside-down mounting chip BGA encapsulation body, chip (die) no longer is that joint sheet (bonding pad) is connected on the base plate for packaging via beating gold thread (wire bonding), but invertedly be connected on the base plate for packaging by solder projection (solder bump) or conducting polymer projection (conductivepolymer bump), so the upside-down mounting chip BGA encapsulation body can improve current densities and reduce the ghost effect (parasitic effect) of circuit.However, for more speed and more highdensity package requirements, present upside-down mounting chip BGA encapsulation body is still felt to feel inadequate, and therefore is necessary to develop the higher upside-down mounting chip BGA encapsulation body of packaging density.
Please refer to Fig. 1, Fig. 1 is the generalized section of existing flip-chip welded ball array packaging body 10.Shown in Figure 1, it is existing two-layer (two-layer) plate upside-down mounting chip BGA encapsulation body 10, and it mainly includes a base plate for packaging (substrate) 12 and an IC chip (die) 14 is fixed on the surface of base plate for packaging 12.Base plate for packaging 12 includes two copper conductor layers (Cu trace layer) 16,18, is located at the both sides up and down of base plate for packaging 12 respectively, and a plurality of circuit pathways (via) 20 is used for connecting copper conductor layer 16 and copper conductor layer 18.
Upside-down mounting chip BGA encapsulation body 10 includes convex pads (solder bump pad) 22 in addition, a plurality of tin ball pad (solder ball pad) 24 is located at the surface of copper conductor layer 16,18 respectively, and two green enamelled coatings (solder mask) 26,28 cover copper conductor layer 16,18 surfaces outside convex pads 22, the tin ball pad 24 respectively.Convex pads 22, tin ball pad 24 all are to be produced on the surface of copper conductor layer 16,18, and utilize green enamelled coating 26,28 as insulating barrier.
IC chip 14 surfaces are provided with a plurality of joint sheets (bonding pad) 30, and the position of joint sheet 30 is then corresponding to the position of the convex pads 22 of base plate for packaging 12.Upside-down mounting chip BGA encapsulation body 10 is provided with a plurality of solder projections (solderbump) 32 between the convex pads 22 of the joint sheet 30 of IC chip 14 and base plate for packaging 12, be used for fixing and be electrically connected IC chip 14.Space between base plate for packaging 12 and the IC chip 14 can optionally be injected a bottom sealant (epoxy underfill layer) 34 and be filled up, and exempts to be influenced by the adverse circumstances with protection packaging body 10, eliminates the stress of solder projection 32 junctions simultaneously.
After upside-down mounting chip BGA encapsulation body 10 is finished, utilize a plurality of soldering balls 36 that upside-down mounting chip BGA encapsulation body 10 is fixed on a printed circuit board (PCB) (print circuit board again, PCB) on 38, upside-down mounting chip BGA encapsulation body 10 and printed circuit board (PCB) 38 are electrically connected.
As shown in Figure 1, the electric current that IC chip 14 is exported is sent on the convex pads 22 of base plate for packaging 12 via solder projection 32, route via copper conductor layer 16-circuit pathways 20-copper conductor layer 18 is sent on the tin ball pad 24 again, and the electric current that last IC chip 14 is exported is sent on the printed circuit board (PCB) 38 via soldering ball 36.Same, printed circuit board (PCB) 38 also can be imported electric current within the IC chip 14 with opposite direction via same route.
Present employed upside-down mounting chip BGA encapsulation body 10 can not repeatedly stacking above other packaging bodies, make the upside-down mounting chip BGA encapsulation body 10 that individual layer can only be set on the printed circuit board (PCB) 38.When printed circuit board (PCB) 38 was provided with the upside-down mounting chip BGA encapsulation body 10 of many difference in functionalitys, each upside-down mounting chip BGA encapsulation body 10 all needed to take the area of printed circuit board (PCB) 38, made the packaging density of distributing board level (board level) further to improve.And in high speed circuit (high-speed circuitry), if multiple upside-down mounting chip BGA encapsulation body 10 is dispersed on the printed circuit board (PCB) 38, the synchronism of high-frequency signal (synchronization) can be subjected to the influence that electron circuit layout (layout) distributes, and can't obtain the signal of sequential unanimity.
But patent is invented and obtained to the encapsulating structure of at present existing some repeatedly stackings.For example: propose a kind of miniature stackable BGA packaging body (micro-BGAstacking scheme) in United States Patent (USP) case number 5,598,033 a case, but its structure is to adopt the mode of beating gold thread (wire bonding) to fix the IC chip.And another kind of stackable bga structure is then proposed in United States Patent (USP) case number 5,594,275 a cases, the same technology of beating gold thread that adopts fixes the IC chip, and is applied among SOJ (small out-line-J-lead) encapsulation field.
The utility model content
But the purpose of this utility model is to provide a kind of flip-chip welded ball array packaging body of repeatedly stacking, with the packaging density of further raising distributing board level, and improves the synchronism of this packaging body high-frequency signal.
Promptly provide a kind of flip-chip of repeatedly stacking welded ball array packaging body but the purpose of this utility model is achieved in that, include: one is not provided with the substrate of a chip lock chamber, and it includes a first surface and a second surface; A plurality of convex pads are located on the first surface of described substrate, and are distributed within least one presumptive area; A plurality of first tin ball pad are located on the first surface of described substrate, and are distributed in outside the described presumptive area; A plurality of second tin ball pad are located on the second surface of described substrate; A plurality of circuit pathways (via) are located at described substrate inside, to be electrically connected described a plurality of convex pads, described a plurality of first tin ball pad and described a plurality of second tin ball pad; And at least one IC chip (die), be located on the presumptive area of described substrate, described IC chip downside then is provided with a plurality of joint sheets, the position of described a plurality of joint sheets is corresponding with the position of described a plurality of convex pads, and be provided with a plurality of solder projections or conducting polymer projection between described a plurality of joint sheet and the described corresponding convex pads, with fixing described IC chip; The position of a plurality of first tin ball pad of wherein said packaging body is corresponding to a plurality of second tin ball pad of another described packaging body, and between described a plurality of first tin ball pad and described corresponding a plurality of second tin ball pad, form a plurality of soldering balls, with the described packaging body of repeatedly stacking.
The advantage of the utility model device is, compare with existing upside-down mounting chip BGA encapsulation body, but its packaging body has the function of repeatedly stacking, can utilize printed circuit board area seldom, multilayer upside-down mounting chip BGA encapsulation body or other subsidiary components are installed, to improve the packaging density of distributing board level; Simultaneously on high speed circuit, the upside-down mounting chip BGA encapsulation body connects in the mode of mutual correspondence, so the synchronism of high-frequency signal is not vulnerable to the influence of electron circuit layout on the printed circuit board (PCB), and can improve the synchronism on the high-frequency signal sequential.
Description of drawings
Fig. 1 is the generalized section of existing flip-chip welded ball array packaging body;
Fig. 2 is the schematic diagram (is example with the two-ply) of the two-layer flip-chip welded ball array of the utility model packaging body;
Fig. 3 is the generalized section (is example with the two-ply) of the flip-chip welded ball array packaging body of Fig. 2;
Generalized section when Fig. 4 piles up mutually for upside-down mounting chip BGA encapsulation body of the present utility model;
Fig. 5 and Fig. 6 are respectively the bottom view (two kinds of different examples) of the upside-down mounting chip BGA encapsulation body of Fig. 4;
Fig. 7 is the generalized section of first embodiment of the utility model upside-down mounting chip BGA encapsulation body;
Fig. 8 is the bottom view of the upside-down mounting chip BGA encapsulation body of Fig. 7;
Generalized section when Fig. 9 to Figure 14 piles up with subsidiary component mutually for the utility model upside-down mounting chip BGA encapsulation body;
Figure 15 is the generalized section of second embodiment of the utility model upside-down mounting chip BGA encapsulation body;
Figure 16 is the schematic diagram that piles up of the 3rd embodiment of the utility model upside-down mounting chip BGA encapsulation body.
Embodiment
Please refer to Fig. 2 and Fig. 3, Fig. 2 is the schematic diagram of the utility model two-ply flip-chip welded ball array packaging body 40, and Fig. 3 is the generalized section of the flip-chip welded ball array packaging body 40 of Fig. 2.But the utility model is a kind of flip-chip welded ball array (ball grid array of repeatedly stacking, BGA) packaging body 40, flip-chip BGA substrate can be the structure of two-ply (two-layer) or multi-layer sheet (multi-layer), in this article so that the structure of a two-ply flip-chip BGA packaging body 40 to be described, but the utility model can be generalized on four laminates or other the multiple-plate flip-chip BGA substrate package bodies equally.
As Fig. 2 and shown in Figure 3, upside-down mounting chip BGA encapsulation body 40 mainly is made of a substrate 42 and an IC chip 44.Substrate 42 includes two copper conductor layers (Cu trace layer) 46,48 and is located at the both sides up and down of substrate 42 respectively, and a plurality of circuit pathways (via) 50 is used for connecting copper conductor layer 46 and copper conductor layer 48.IC chip 44 is fixed on the substrate 42 in the mode of flip-chip (flip-chip), so substrate 42 is not provided with a chip lock chamber (recessed die cavity).
Substrate 42 can be a multi-chip module (multi-chip module, MCM) substrate (not shown), that is to say and can a plurality of chips be installed simultaneously on same substrate, for the purpose of simplifying the description, enumerate in this article only hold a chip 44 substrate 42 as explanation.In addition, upside-down mounting chip BGA encapsulation body 40 can be according to different circuit design, at the surface or the inner installing passive device (passivecomponents) of substrate 42, for example at the top of substrate 42, bottom or inner resistor (resistor) or the capacitor (capacitor) installed.
Copper conductor layer 46,48 surfaces on the substrate 42 cover a green enamelled coating (solder mask) 52 and one green enamelled coating 54 respectively, green enamelled coating 52 and 54 thickness are usually between 15~30 μ m, and covering green enamelled coating 52,54 substrate 42 afterwards, gross thickness is approximately between 100~1000 μ m.The surface of green enamelled coating 52 is reserved with many perforates (opening), is used for forming a plurality of convex pads (bumppad) 56 and a plurality of tin ball pad (solder ball pad) 58.Same, the surface of green enamelled coating 54 also is reserved with many perforates, with as a plurality of tin ball pad 60.
Convex pads 56 all is the upside that is positioned at substrate 42 with tin ball pad 58,60 downsides that are positioned at substrate 42 of tin ball pad.In addition, convex pads 56 is distributed within the presumptive area 62, and tin ball pad 58 then is to be distributed in outside the presumptive area 62.Convex pads 56 forms one deck etch resistant layer (anti-tarnish layer) on exposed copper conductor layer 46 surfaces usually, for example plate one deck nickel/gold thin film on exposed copper conductor layer 46 surfaces, tin ball pad 58 and 60 also plates one deck nickel/gold thin film respectively through be everlasting exposed copper conductor layer 46 and 48 surfaces.The pattern of copper conductor layer 46,48 and the position of circuit pathways 50 can make convex pads 56 be electrically connected on tin ball pad 58 or the tin ball pad 60 through suitable design.
Generally speaking, the thickness of IC chip is between 125~300 μ m, and the downside of IC chip 44 is provided with a plurality of joint sheets (bonding pad) 64, and the position of joint sheet 64 is corresponding to the position of substrate 44 upper protruding block weld pads 56.IC chip 44 utilizes a plurality of solder projections (solder bump) or conducting polymer projection (conductive polymer bump) 66 to be secured on the presumptive area 62 of substrate 42, solder projection or conducting polymer projection 66 are located between the convex pads 56 of the joint sheet 64 of IC chip 44 and substrate 42, and IC chip 44 is electrically connected on the substrate 42.
Space distance (engaging afterwards) between substrate 42 and the IC chip 44 is between 30~80 μ m; this moment visual flip chip technology demand; carry out epoxy radicals sealing manufacture craft (epoxy underfillprocess); inject the space that a bottom sealant (underfill layer) 68 fills up between substrate 42 and the IC chip 44; exempt to be influenced by the adverse circumstances with protection upside-down mounting chip BGA encapsulation body 40, eliminate the stress of solder projection 66 junctions simultaneously.
Please refer to Fig. 4, the generalized section when Fig. 4 piles up mutually for the utility model upside-down mounting chip BGA encapsulation body.As shown in Figure 4, the position of the tin ball pad 58a of upside-down mounting chip BGA encapsulation body 40a upside is corresponding to the tin ball pad 60b of another upside-down mounting chip BGA encapsulation body 40b downside.When on upside-down mounting chip BGA encapsulation body 40a, piling up upside-down mounting chip BGA encapsulation body 40b, make upside-down mounting chip BGA encapsulation body 40b (on tin ball pad 60b, planting soldering ball 68) aim at the upside-down mounting chip BGA encapsulation body 40a of below earlier, then carry out reflow (solder re-flow), with fixing and electrical connection upside-down mounting chip BGA encapsulation body 40b.Profit uses the same method, and upside-down mounting chip BGA encapsulation body 40 can repeatedly stacking, for example, can pile up another upside-down mounting chip BGA encapsulation body 40c again on upside-down mounting chip BGA encapsulation body 40b.
Please refer to Fig. 5 and Fig. 6, Fig. 5 and Fig. 6 are the bottom view of the upside-down mounting chip BGA encapsulation body 40a of Fig. 4.Generally speaking, the number and the arrangement mode of the convex pads 56 of upside-down mounting chip BGA encapsulation body 40 and tin ball pad 58,60 can change according to different circuit requirements.Tin ball pad 60a with the upside-down mounting chip BGA encapsulation body 40a of Fig. 4 bottom is an example, and the arrangement mode of the tin ball pad 60a that Fig. 5 shows is comparatively typical a kind of array, and the shown arrangement mode of Fig. 6 then is that the arrangement mode according to Fig. 5 is changed and forms.
Please refer to Fig. 7 and Fig. 8, Fig. 7 is the generalized section of first embodiment of the utility model upside-down mounting chip BGA encapsulation body 40, and Fig. 8 is the bottom view as the upside-down mounting chip BGA encapsulation body 40d of Fig. 7.As shown in Figure 7, upside-down mounting chip BGA encapsulation body 40d is fixed on the printed circuit board (PCB) (show, below), and upside-down mounting chip BGA encapsulation body 40d piles up upside-down mounting chip BGA encapsulation body 40b, 40c more in regular turn.In order to increase the radiating effect of upside-down mounting chip BGA encapsulation body 40d, middle body below substrate 42d can be provided with a plurality of tin ball pad 70 in addition, thus, the high temperature that produced of IC chip 44d can conduct on the printed circuit board (PCB) of below via tin ball pad 70 and the soldering that is connected ball 68.Fig. 8 shows the example of tin ball pad 70 at the relative position of substrate 42d bottom.
Please refer to Fig. 9 to Figure 14, the generalized section when Fig. 9 to Figure 14 piles up with subsidiary component mutually for the utility model upside-down mounting chip BGA encapsulation body.Outside upside-down mounting chip BGA encapsulation body 40 itself can pile up mutually, also can on tin ball pad 58 or tin ball pad 60, form soldering ball 68, to connect a subsidiary component (accessory component) or other electronic components, to satisfy the different demand of circuit designers.As shown in Figure 9, be stacked on the upside-down mounting chip BGA encapsulation body 40b surface of the top and can be used to pile up an impedance termination coalignment (impedance terminator) 72.Also can be as shown in figure 10, installing one impedance-matching device (inpedance matcher) 74 between upside-down mounting chip BGA encapsulation body 40a and 40c.To shown in Figure 10, impedance termination coalignment 72 and impedance-matching device 74 all can be manufactured into the external form of a BGA substrate as Fig. 9.
Impedance termination coalignment 72 is that various resistors, capacitor, inductor elements such as (inductor) and little lead (strip-line) are incorporated into respectively in a circuit substrate 76 and the circuit substrate 78 with impedance-matching device 74, or utilize the mode of surface adhering technology (surface mount technology), at elements such as the surface apparatus resistor of circuit substrate 76,78, capacitor, inductors.The resistance value (impedance value) of impedance termination coalignment 72 and impedance-matching device 74 designs according to the requirement of circuit, and general normal is 28 Ω or 50 Ω.The function of impedance-matching device 74 has comprised signal sequence control (signal timing control), has reduced signal noise and precise impedance control (fine impedancecontrol).
As shown in figure 11, on the upside-down mounting chip BGA encapsulation body 40b of the top, can pile up various welded ball array (BGA) packaging body or the IC circuit of specific function is arranged, show a kind of BGA packaging body 80 that varies in size among Figure 11.In addition, the BGA packaging body that is installed in the top can select not have the existing upside-down mounting chip BGA encapsulation body 10 that piles up function, or other existing beat gold thread (wirebond) BGA packaging body or the packaging body that adopts other welded ball array encapsulation technologies to make, and for example pile up a kind of BGA packaging body (not shown) that Open Side Down (cavity-down).
As shown in figure 12, upside-down mounting chip BGA encapsulation body 40b can connect a soft board device (flex-board) 82, to connect other circuit external.As shown in figure 13, upside-down mounting chip BGA encapsulation body 40b also can connect a heat abstractor (heat slug) 84, improves radiating effect.Heat abstractor 84 can be manufactured into the external form (not shown) of a BGA substrate, also is made into metal (copper) fin as Figure 13 or the external form (not shown) of other radiating wings.
As shown in figure 14, the tin ball pad 58b on the upside-down mounting chip BGA encapsulation body 40b can be used for connecting a checkout gear 86, conveniently to carry out circuit test.Checkout gear 86 includes a test probe head (tester head) 88, reaches a plurality of probes (pogo pins) 90 and is located at the test probe head 88 times, can contact with tin ball pad 58b to form to be electrically connected.
The above various subsidiary components of enumerating also can be applied on the upside-down mounting chip BGA encapsulation body via suitable combination to each other.For example the impedance termination coalignment 72 among Fig. 9 can be installed on the upside-down mounting chip BGA encapsulation body 40c of Figure 10, and the heat abstractor 84 of Figure 13 also can be installed on the impedance termination coalignment 72 of Fig. 9.In addition, other upside-down mounting chip BGA encapsulation body 40 and subsidiary components can further be piled up in upside-down mounting chip BGA encapsulation body 40a below among Fig. 9 to Figure 14, be installed to again at last on the printed circuit board (PCB) (not shown), for example a motherboard (mother board) or an auxiliary insert card (daughtercard).For simplicity of illustration, aforementioned upside-down mounting chip BGA encapsulation body 40a, 40b, 40c, the schematic diagram when 40d piles up are not drawn the internal structure of upside-down mounting chip BGA encapsulation body 40a, 40b, 40c, 40d.Be that its internal structure can be a two-ply, four laminates or other multiple-plate structures.
Please refer to Figure 15, Figure 15 is the generalized section of second embodiment of the utility model upside-down mounting chip BGA encapsulation body.Figure 15 shows that one or four laminate upside-down mounting chip BGA encapsulation bodies 92, its outward appearance is identical with two-layer upside-down mounting chip BGA encapsulation body 40, but includes at least one copper conductor layer 94 (being two-layer internal layer copper conductor layer 94 in Figure 15) in the substrate 42 in addition.The copper conductor layer 46 and 48 of substrate 42, internal layer copper conductor layer 94 and circuit pathways 50 are passed through suitable being connected, and can be electrically connected the convex pads 56 and tin ball pad 58,60 of substrate 42.Same, the application of two-ply upside-down mounting chip BGA encapsulation body 40 mentioned above also extends on the upside-down mounting chip BGA encapsulation body 92 or other multiple-plate upside-down mounting chip BGA encapsulation bodies of four laminates.
Please refer to Figure 16, Figure 16 is the schematic diagram that piles up of the 3rd embodiment of the utility model upside-down mounting chip BGA encapsulation body.As shown in figure 16, the upside-down mounting chip BGA encapsulation body 96 of the utility model the 3rd embodiment is made of a substrate 98 and an IC chip 100, and upside-down mounting chip BGA encapsulation body 96 is that with upside-down mounting chip BGA encapsulation body 40 differences chip 100 is fixed on the below of substrate 98.Upside-down mounting chip BGA encapsulation body 96 remaining structure or itself and other element ways of connecting can be according to the combinations that is applied of aforementioned upside-down mounting chip BGA encapsulation body 40.
The substrate 98 of BGA packaging body 96 is very close with substrate 42 both structures of BGA packaging body 40, the both is not provided with a chip lock chamber, and substrate is respectively equipped with two copper conductor layers 102,104 in both sides about in the of 98, and the inside of substrate 98 then is provided with a plurality of circuit pathways (not shown)s and is used for connecting copper conductor layer 102 and copper conductor layer 104.The inside of substrate 98 can be provided with at least one internal layer copper conductor layer (not shown) in addition, is used for being electrically connected circuit pathways, copper conductor layer 102 and copper conductor layer 104.
The surface of copper conductor layer 102,104 covers two green enamelled coatings 106,108 respectively.The green enamelled coating 106 of substrate 98 upsides is provided with a plurality of tin ball pad 110, and the green enamelled coating 108 of substrate 98 downsides then is provided with a plurality of tin ball pad 112 and a plurality of convex pads 114.Convex pads 114 is distributed in the presumptive area (not shown) under the substrate, and 112 of tin ball pad are distributed in outside this presumptive area.
The downside of IC chip 100 is provided with a plurality of joint sheet (not shown)s, and its position is corresponding with the position of substrate 98 upper protruding block weld pads 114.IC chip 100 utilizes a plurality of solder projections or conducting polymer projection 116 to be secured in the downside of substrate 98, and IC chip 100 is electrically connected on the substrate 98.Can fill a bottom sealant (not shown) between IC chip 100 and the substrate 98 in addition, to fill up the space between IC chip 100 and the substrate 98.
The position of the tin ball pad 110 of upside-down mounting chip BGA encapsulation body 96 upsides is corresponding to the tin ball pad 112 of another upside-down mounting chip BGA encapsulation body 96 downsides, and can between tin ball pad 110 and corresponding tin ball pad 112, form a plurality of soldering balls 118, with repeatedly stacking upside-down mounting chip BGA encapsulation body 96.Middle body at substrate 98 upsides can be provided with a plurality of tin ball pad (not shown)s in addition, and these tin ball pad are not connected with other packaging bodies or element, but is used for increasing the radiating effect of substrate 98.
In addition, the tin ball pad 110 of upside-down mounting chip BGA encapsulation body 96 upsides can connect an impedance termination coalignment, an impedance-matching device, a soft board device, a heat abstractor or other welded ball array packaging body (not shown)s via soldering ball 118.Tin ball pad 110 also can directly be electrically connected a checkout gear (not shown), and it includes an at least one probe or a test probe head, to contact with tin ball pad 110.The tin ball pad 112 of upside-down mounting chip BGA encapsulation body 96 downsides also can connect an impedance-matching device or a printed circuit board (PCB) (not shown) via soldering ball 118.Printed circuit board (PCB) can be a motherboard or an auxiliary insert card.
The characteristics of the utility model upside-down mounting chip BGA encapsulation body 40,92,96 are can repeatedly stacking, and can be combined with other subsidiary components.Therefore in high speed memory modules (high speed memorymodule), upside-down mounting chip BGA encapsulation body 40,92,96 provides a kind of encapsulating structure of high packaging density.Because upside-down mounting chip BGA encapsulation body 40,92,96 can significantly reduce area shared on printed circuit board (PCB), and shorten the distance of signal transmission.For system designer, upside-down mounting chip BGA encapsulation body 40,92,96 can be as a kind of hardware platform of high speed, and for the IC designer, 40,92,96 of upside-down mounting chip BGA encapsulation bodies can provide the allowance (timingconstraint margin) of preferable sequential restriction, and can widely apply at high speed storing chip (high speed memory chips) or high speed parallel microprocessor (parallel μ-processors).
Compare with existing upside-down mounting chip BGA encapsulation body 10, but upside-down mounting chip BGA encapsulation body 40,92,96 has the function of repeatedly stacking, can utilize printed circuit board area seldom, multilayer upside-down mounting chip BGA encapsulation body 40,92,96 or other subsidiary components are installed, to improve the packaging density (package density) of distributing board level (board level).Simultaneously on high speed circuit, upside-down mounting chip BGA encapsulation body 40,92,96 modes with mutual correspondence connect, therefore the synchronism (synchronization) of high-frequency signal is not vulnerable to the influence of electron circuit layout on the printed circuit board (PCB) (layout), and can improve the synchronism on the high-frequency signal sequential.

Claims (10)

1.一种可重复堆叠的倒装片焊球阵列封装体,其特征在于,包括有:一未设有一芯片固定腔的基板,其包括有一第一表面与一第二表面;多个凸块焊垫,设于所述基板的第一表面上,并分布于至少一预定区域之内;多个第一锡球焊垫,设于所述基板的第一表面上,并分布于所述预定区域之外;多个第二锡球焊垫,设于所述基板的第二表面上;多个电路通路(via),设于所述基板内部,以电连接所述多个凸块焊垫、所述多个第一锡球焊垫与所述多个第二锡球焊垫;以及至少一IC芯片(die),设于所述基板的预定区域上,所述IC芯片下侧则设有多个接合垫,所述多个接合垫的位置与所述多个凸块焊垫的位置相对应,且所述多个接合垫与所述相对应的凸块焊垫之间设有多个焊料凸块或导电聚合物凸块,以固定所述IC芯片;其中所述封装体的多个第一锡球焊垫的位置对应于另一所述封装体的多个第二锡球焊垫,并在所述多个第一锡球焊垫与所述相对应的多个第二锡球焊垫之间形成多个锡焊球,以重复堆叠所述封装体。1. A repeatable stackable flip-chip solder ball array package, characterized in that it includes: a substrate not provided with a chip fixing cavity, which includes a first surface and a second surface; a plurality of bumps Welding pads are arranged on the first surface of the substrate and distributed in at least one predetermined area; a plurality of first solder ball pads are arranged on the first surface of the substrate and distributed in the predetermined area Outside the area; a plurality of second solder ball pads are provided on the second surface of the substrate; a plurality of circuit paths (via) are provided inside the substrate to electrically connect the plurality of bump pads , the plurality of first solder ball pads and the plurality of second solder ball pads; and at least one IC chip (die), which is provided on a predetermined area of the substrate, and the lower side of the IC chip is provided There are a plurality of bonding pads, the positions of the plurality of bonding pads correspond to the positions of the plurality of bump pads, and multiple bonding pads are arranged between the plurality of bonding pads and the corresponding bump pads. Solder bumps or conductive polymer bumps to fix the IC chip; wherein the positions of the plurality of first solder ball pads of the package correspond to the positions of the plurality of second solder ball pads of the other package. pads, and form a plurality of solder balls between the plurality of first solder ball pads and the corresponding plurality of second solder ball pads, so as to repeatedly stack the packages. 2.如权利要求1所述的封装体,其特征在于,所述基板另包括至少一设于所述基板内部的内层铜导线层,所述内层铜导线层与所述多个电路通路电连接所述多个第一锡球焊垫、所述多个第二锡球焊垫与所述多个凸块焊垫。2. The package according to claim 1, wherein the substrate further comprises at least one inner copper wiring layer disposed inside the substrate, and the inner copper wiring layer is connected to the plurality of circuit paths The plurality of first solder ball pads, the plurality of second solder ball pads and the plurality of bump pads are electrically connected. 3.如权利要求1所述的封装体,其特征在于,所述IC芯片与所述基板之间另设有一底部密封层(underfill layer),并填满所述IC芯片与所述基板之间的空隙。3. The package according to claim 1, wherein an underfill layer is additionally provided between the IC chip and the substrate, and fills up the space between the IC chip and the substrate. gap. 4.如权利要求1所述的封装体,其特征在于,所述基板的第二表面的中央部分另设有多个用来增加所述基板散热效果的第三锡球焊垫。4 . The package according to claim 1 , wherein a central portion of the second surface of the substrate is additionally provided with a plurality of third solder ball pads for increasing the heat dissipation effect of the substrate. 5.如权利要求1所述的封装体,其特征在于,所述多个第一锡球焊垫表面上另设有多个用来连接一第一附属元件的锡焊球。5 . The package as claimed in claim 1 , wherein a plurality of solder balls for connecting a first auxiliary component are further provided on the surfaces of the plurality of first solder ball pads. 6 . 6.如权利要求5所述的封装体,其特征在于,所述第一附属元件为一软板装置(flex-board)。6. The package of claim 5, wherein the first accessory component is a flex-board. 7.如权利要求5所述的封装体,其特征在于,所述第一附属元件为一散热装置(heat slug)。7. The package as claimed in claim 5, wherein the first accessory component is a heat slug. 8.如权利要求1所述的封装体,其特征在于,所述多个第二锡球焊垫表面上另设有多个用来连接一第二附属元件或一印刷电路板的锡焊球。8. The package according to claim 1, wherein a plurality of solder balls for connecting a second accessory component or a printed circuit board are additionally provided on the surface of the plurality of second solder ball pads . 9.如权利要求1所述的封装体,其特征在于,所述第一表面为所述基板上侧的表面,所述第二表面为所述基板下侧的表面。9. The package according to claim 1, wherein the first surface is a surface on the upper side of the substrate, and the second surface is a surface on the lower side of the substrate. 10.如权利要求1所述的封装体,其特征在于,所述第一表面为所述基板下侧的表面,所述第二表面为所述基板上侧的表面。10 . The package according to claim 1 , wherein the first surface is a surface on the lower side of the substrate, and the second surface is a surface on the upper side of the substrate. 11 .
CN01266864U 2001-10-31 2001-10-31 Duplicated piled reversing welding-ball matrix package body Expired - Lifetime CN2512114Y (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN01266864U CN2512114Y (en) 2001-10-31 2001-10-31 Duplicated piled reversing welding-ball matrix package body

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN01266864U CN2512114Y (en) 2001-10-31 2001-10-31 Duplicated piled reversing welding-ball matrix package body

Publications (1)

Publication Number Publication Date
CN2512114Y true CN2512114Y (en) 2002-09-18

Family

ID=33673413

Family Applications (1)

Application Number Title Priority Date Filing Date
CN01266864U Expired - Lifetime CN2512114Y (en) 2001-10-31 2001-10-31 Duplicated piled reversing welding-ball matrix package body

Country Status (1)

Country Link
CN (1) CN2512114Y (en)

Cited By (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101714535A (en) * 2008-10-03 2010-05-26 阿尔特拉公司 IC package with less pins than test requirement
CN101460007B (en) * 2007-12-12 2011-03-23 扬智科技股份有限公司 Circuit board
CN102469687A (en) * 2010-11-12 2012-05-23 台达电子工业股份有限公司 Circuit board
CN102959700A (en) * 2010-05-19 2013-03-06 英闻萨斯有限公司 Electrical contact points between chip pads and Z-interconnects for stacked chip assemblies
CN103002657A (en) * 2011-09-08 2013-03-27 环旭电子股份有限公司 Stack-based substrate module
CN103137602A (en) * 2011-11-30 2013-06-05 台湾积体电路制造股份有限公司 Interposer and semiconductor package with noise suppression features
CN103427085A (en) * 2013-07-29 2013-12-04 昆山元崧电子科技有限公司 Battery panel nickel sheet welding product
CN103474364A (en) * 2013-09-04 2013-12-25 惠州硕贝德无线科技股份有限公司 Novel semiconductor packaging method
US8681510B2 (en) 2010-11-08 2014-03-25 Delta Electronics, Inc. Circuit board
CN103681358A (en) * 2012-08-31 2014-03-26 富葵精密组件(深圳)有限公司 Chip package substrate and chip package structure and manufacturing methods thereof
US9147583B2 (en) 2009-10-27 2015-09-29 Invensas Corporation Selective die electrical insulation by additive process
US9252116B2 (en) 2007-09-10 2016-02-02 Invensas Corporation Semiconductor die mount by conformal die coating
US9305862B2 (en) 2008-03-12 2016-04-05 Invensas Corporation Support mounted electrically interconnected die assembly
US9490195B1 (en) 2015-07-17 2016-11-08 Invensas Corporation Wafer-level flipped die stacks with leadframes or metal foil interconnects
US9508691B1 (en) 2015-12-16 2016-11-29 Invensas Corporation Flipped die stacks with multiple rows of leadframe interconnects
US9595511B1 (en) 2016-05-12 2017-03-14 Invensas Corporation Microelectronic packages and assemblies with improved flyby signaling operation
US9728524B1 (en) 2016-06-30 2017-08-08 Invensas Corporation Enhanced density assembly having microelectronic packages mounted at substantial angle to board
US9825002B2 (en) 2015-07-17 2017-11-21 Invensas Corporation Flipped die stack
US9871019B2 (en) 2015-07-17 2018-01-16 Invensas Corporation Flipped die stack assemblies with leadframe interconnects
US10566310B2 (en) 2016-04-11 2020-02-18 Invensas Corporation Microelectronic packages having stacked die and wire bond interconnects
CN113658933A (en) * 2021-08-20 2021-11-16 名校友(北京)科技有限公司 A stacked semiconductor package structure

Cited By (36)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9252116B2 (en) 2007-09-10 2016-02-02 Invensas Corporation Semiconductor die mount by conformal die coating
US9824999B2 (en) 2007-09-10 2017-11-21 Invensas Corporation Semiconductor die mount by conformal die coating
CN101460007B (en) * 2007-12-12 2011-03-23 扬智科技股份有限公司 Circuit board
US9305862B2 (en) 2008-03-12 2016-04-05 Invensas Corporation Support mounted electrically interconnected die assembly
US9153517B2 (en) 2008-05-20 2015-10-06 Invensas Corporation Electrical connector between die pad and z-interconnect for stacked die assemblies
US9508689B2 (en) 2008-05-20 2016-11-29 Invensas Corporation Electrical connector between die pad and z-interconnect for stacked die assemblies
CN101714535A (en) * 2008-10-03 2010-05-26 阿尔特拉公司 IC package with less pins than test requirement
CN101714535B (en) * 2008-10-03 2016-08-24 阿尔特拉公司 IC packages with fewer pin counts than required for testing
US9110128B1 (en) 2008-10-03 2015-08-18 Altera Corporation IC package for pin counts less than test requirements
CN106229305A (en) * 2008-10-03 2016-12-14 阿尔特拉公司 Number of pins is less than the IC packaging part of testing requirement
US9490230B2 (en) 2009-10-27 2016-11-08 Invensas Corporation Selective die electrical insulation by additive process
US9147583B2 (en) 2009-10-27 2015-09-29 Invensas Corporation Selective die electrical insulation by additive process
CN102959700B (en) * 2010-05-19 2016-03-02 英闻萨斯有限公司 Electrical contact points between chip pads and Z-interconnects for stacked chip assemblies
CN102959700A (en) * 2010-05-19 2013-03-06 英闻萨斯有限公司 Electrical contact points between chip pads and Z-interconnects for stacked chip assemblies
US8681510B2 (en) 2010-11-08 2014-03-25 Delta Electronics, Inc. Circuit board
CN102469687B (en) * 2010-11-12 2014-06-18 台达电子工业股份有限公司 circuit board
CN102469687A (en) * 2010-11-12 2012-05-23 台达电子工业股份有限公司 Circuit board
CN103002657A (en) * 2011-09-08 2013-03-27 环旭电子股份有限公司 Stack-based substrate module
US10192833B2 (en) 2011-11-30 2019-01-29 Taiwan Semiconductor Manufacturing Co., Ltd. Interposer and semiconductor package with noise suppression features
CN103137602B (en) * 2011-11-30 2016-08-03 台湾积体电路制造股份有限公司 Intermediary layer and semiconductor package part with noise suppression parts
CN103137602A (en) * 2011-11-30 2013-06-05 台湾积体电路制造股份有限公司 Interposer and semiconductor package with noise suppression features
CN103681358A (en) * 2012-08-31 2014-03-26 富葵精密组件(深圳)有限公司 Chip package substrate and chip package structure and manufacturing methods thereof
CN103681358B (en) * 2012-08-31 2017-06-06 碁鼎科技秦皇岛有限公司 Chip package base plate and structure and preparation method thereof
CN103427085A (en) * 2013-07-29 2013-12-04 昆山元崧电子科技有限公司 Battery panel nickel sheet welding product
CN103474364B (en) * 2013-09-04 2016-11-09 惠州硕贝德无线科技股份有限公司 A kind of novel method for packaging semiconductor
CN103474364A (en) * 2013-09-04 2013-12-25 惠州硕贝德无线科技股份有限公司 Novel semiconductor packaging method
US9490195B1 (en) 2015-07-17 2016-11-08 Invensas Corporation Wafer-level flipped die stacks with leadframes or metal foil interconnects
US9666513B2 (en) 2015-07-17 2017-05-30 Invensas Corporation Wafer-level flipped die stacks with leadframes or metal foil interconnects
US9825002B2 (en) 2015-07-17 2017-11-21 Invensas Corporation Flipped die stack
US9871019B2 (en) 2015-07-17 2018-01-16 Invensas Corporation Flipped die stack assemblies with leadframe interconnects
US9508691B1 (en) 2015-12-16 2016-11-29 Invensas Corporation Flipped die stacks with multiple rows of leadframe interconnects
US9859257B2 (en) 2015-12-16 2018-01-02 Invensas Corporation Flipped die stacks with multiple rows of leadframe interconnects
US10566310B2 (en) 2016-04-11 2020-02-18 Invensas Corporation Microelectronic packages having stacked die and wire bond interconnects
US9595511B1 (en) 2016-05-12 2017-03-14 Invensas Corporation Microelectronic packages and assemblies with improved flyby signaling operation
US9728524B1 (en) 2016-06-30 2017-08-08 Invensas Corporation Enhanced density assembly having microelectronic packages mounted at substantial angle to board
CN113658933A (en) * 2021-08-20 2021-11-16 名校友(北京)科技有限公司 A stacked semiconductor package structure

Similar Documents

Publication Publication Date Title
CN2512114Y (en) Duplicated piled reversing welding-ball matrix package body
US8633587B2 (en) Package structure
US7719098B2 (en) Stacked modules and method
US20090134528A1 (en) Semiconductor package, electronic device including the semiconductor package, and method of manufacturing the semiconductor package
US11967587B2 (en) IC package with top-side memory module
KR101481571B1 (en) Semiconductor Package apparatus and its manufacturing method
US20050032273A1 (en) Structure and method for fine pitch flip chip substrate
KR20100009941A (en) Semiconductor package having stepped molding compound with conductive via, method for formation of the same and stacked semiconductor package using the same
US20060097370A1 (en) Stepped integrated circuit packaging and mounting
US8436463B2 (en) Packaging substrate structure with electronic component embedded therein and method for manufacture of the same
US20250096220A1 (en) Semiconductor package structure and packaging method thereof
US8022513B2 (en) Packaging substrate structure with electronic components embedded in a cavity of a metal block and method for fabricating the same
CN102176444B (en) High integration level system in package (SIP) structure
CN2613046Y (en) Chip packaging structure
US20050093152A1 (en) Multi-surface contact IC packaging structures and assemblies
US20070126112A1 (en) Metal core, package board, and fabricating method thereof
US8063481B2 (en) High-speed memory package
CN103545303B (en) Integrated circuit package body component, method and integrated circuit package body for assembled printed circuit boards
KR20240164397A (en) Semiconductor package stack and a method for forming the same
JP3450477B2 (en) Semiconductor device and manufacturing method thereof
KR102881008B1 (en) Printed circuit board and electronic component package
US20240314920A1 (en) Electronic system
TW515057B (en) Stackable flip-chip ball grid array package body
US11309288B2 (en) Electronic system, die assembly and device die
JPH10308493A (en) Semiconductor device, manufacturing method thereof, and multilayer printed circuit board

Legal Events

Date Code Title Description
C14 Grant of patent or utility model
GR01 Patent grant
C17 Cessation of patent right
CX01 Expiry of patent term

Expiration termination date: 20111031

Granted publication date: 20020918