[go: up one dir, main page]

CN222464574U - Amplifier, communication terminal and electronic device - Google Patents

Amplifier, communication terminal and electronic device Download PDF

Info

Publication number
CN222464574U
CN222464574U CN202323671462.XU CN202323671462U CN222464574U CN 222464574 U CN222464574 U CN 222464574U CN 202323671462 U CN202323671462 U CN 202323671462U CN 222464574 U CN222464574 U CN 222464574U
Authority
CN
China
Prior art keywords
impedance
amplifier
output
adjusting unit
impedance adjusting
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202323671462.XU
Other languages
Chinese (zh)
Inventor
侯阳
牛旭
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Guangzhou Huizhi Microelectronics Co ltd
Original Assignee
Guangzhou Huizhi Microelectronics Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Guangzhou Huizhi Microelectronics Co ltd filed Critical Guangzhou Huizhi Microelectronics Co ltd
Priority to CN202323671462.XU priority Critical patent/CN222464574U/en
Application granted granted Critical
Publication of CN222464574U publication Critical patent/CN222464574U/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Landscapes

  • Amplifiers (AREA)

Abstract

The embodiment of the disclosure discloses an amplifier, a communication terminal and electronic equipment. The amplifier comprises an amplifying unit and a load matching circuit, wherein the amplifying unit is configured to receive a first radio frequency signal and amplify the first radio frequency signal into a second radio frequency signal, and the load matching circuit is connected with the output end of the amplifying unit and is configured to perform impedance matching on the amplifying unit according to the power grade.

Description

Amplifier, communication terminal and electronic device
Technical Field
The present disclosure relates to, but is not limited to, an amplifier, a communication terminal, and an electronic device.
Background
The amplifier is an important component in various communication transceiver systems, and in the front-stage circuit of the transmitter, the amplifier can amplify the radio frequency signal power generated by the modulation oscillation circuit, so as to obtain enough radio frequency power, and the radio frequency power is fed to the antenna to radiate. With the continuous development of communication technology nowadays, requirements of communication technology are increasing, and performance of an amplifier as an important component in a communication transceiver system is also receiving attention.
Disclosure of utility model
In view of the above, embodiments of the present disclosure provide an amplifier, a communication terminal, and an electronic device, which can improve the efficiency of the amplifier.
The technical scheme of the embodiment of the disclosure is realized as follows:
The embodiment of the disclosure provides an amplifier, which comprises an amplifying unit and a load matching circuit, wherein the amplifying unit is configured to receive a first radio frequency signal and amplify the first radio frequency signal into a second radio frequency signal, and the load matching circuit is connected with the output end of the amplifying unit and is configured to perform impedance matching on the amplifying unit according to power class.
In the scheme, the load matching circuit comprises a first impedance adjusting unit, wherein one end of the first impedance adjusting unit is connected to the output end of the amplifier, and the other end of the first impedance adjusting unit is connected to the ground end and is used for performing impedance matching according to the power grade.
In the scheme, the amplifier comprises a plurality of output paths, wherein the first impedance adjusting unit is connected with the plurality of output paths.
The load matching circuit comprises a first impedance adjusting unit and a second impedance adjusting unit, wherein one end of the first impedance adjusting unit is connected to the output end of the amplifier, the other end of the first impedance adjusting unit is connected to the ground end and is configured to perform impedance matching on the amplifying unit according to the power grade, and the second impedance adjusting unit is connected with the output end of the amplifying unit and is configured to perform impedance matching on the amplifying circuit according to the working frequency band of the amplifying unit.
In the above scheme, the first impedance adjusting unit and/or the second impedance adjusting unit includes an adjustable capacitor.
In the above scheme, the first impedance adjusting unit and/or the second impedance adjusting unit further comprises an inductor connected in series or in parallel with the adjustable capacitor.
In the scheme, the first impedance adjusting unit comprises a plurality of first capacitors connected in parallel, at least one first capacitor branch is provided with a series switch, and the second impedance adjusting unit comprises a plurality of second capacitors connected in parallel, at least one second capacitor branch is provided with a series switch.
In the scheme, the amplifier further comprises an output matching circuit, wherein the output matching circuit comprises a first inductor, the first inductor is connected to the output end of the amplifier, and two ends of the second impedance adjusting unit are respectively connected to two ends of the first inductor.
In the scheme, the amplifier further comprises an output matching circuit, the output matching circuit further comprises a first balun, and the first impedance adjusting unit and the second impedance adjusting unit are respectively connected to two output ends of the first balun.
In the scheme, the output matching circuit further comprises a second balun and a third impedance adjusting unit, wherein a plurality of third impedance adjusting units are connected to the input end of the second balun.
The embodiment of the disclosure also provides a communication terminal, which comprises the amplifier in the scheme.
The embodiment of the disclosure also provides electronic equipment comprising the amplifier in the scheme.
It can be seen that the embodiments of the present disclosure provide an amplifier, a communication terminal, and an electronic device. The amplifier comprises a load matching circuit, wherein the load matching circuit can perform impedance matching on the amplifying unit according to the power class.
It can be understood that the load matching circuit can adjust the matching impedance according to the power level, and when the power level changes, the value of the matching impedance changes, so as to flexibly adjust the output matching impedance at the rear end of the amplifying unit, so as to complete the impedance matching of the amplifying unit. That is, the multiple output paths can realize impedance modulation without extra loss in power class, and the output matching impedance is adjusted to the optimal load impedance of the amplifying unit, so as to ensure that the output power of the amplifying unit is maximum, thereby improving the efficiency of the amplifying unit, improving the performance of the amplifying unit and reducing the power consumption of the amplifier.
Drawings
Fig. 1 is a schematic diagram of an amplifier according to an embodiment of the disclosure;
fig. 2 is a schematic structural diagram of a plurality of output paths in an amplifier according to an embodiment of the disclosure;
fig. 3 is a schematic structural diagram of a load matching circuit in an amplifier according to an embodiment of the disclosure;
FIG. 4 is a schematic diagram of a further amplifier provided in an embodiment of the disclosure;
Fig. 5 is a schematic structural diagram of a second control circuit according to an embodiment of the disclosure;
FIG. 6 is a schematic diagram of a further amplifier provided in an embodiment of the disclosure;
FIG. 7 is a schematic diagram of a further amplifier provided in an embodiment of the disclosure;
FIG. 8 is a schematic diagram of a further amplifier provided by an embodiment of the disclosure;
Fig. 9 is a schematic structural diagram of a communication terminal according to an embodiment of the present disclosure.
Detailed Description
For the purpose of making the objects, technical solutions and advantages of the present disclosure more apparent, the technical solutions of the present disclosure are further elaborated below in conjunction with the drawings and the embodiments, and the described embodiments should not be construed as limiting the present disclosure, and all other embodiments obtained by those skilled in the art without making inventive efforts are within the scope of protection of the present disclosure.
In the following description, reference is made to "some embodiments" which describe a subset of all possible embodiments, but it is to be understood that "some embodiments" can be the same subset or different subsets of all possible embodiments and can be combined with one another without conflict.
If a similar description of "first/second" appears in the application document, the following description is added, in which the terms "first/second/third" merely distinguish similar objects and do not represent a specific ordering of the objects, it being understood that "first/second/third" may, where allowed, interchange a specific order or precedence, to enable embodiments of the disclosure described herein to be practiced otherwise than as illustrated or described herein.
Unless defined otherwise, all technical and scientific terms used herein have the same meaning as commonly understood by one of ordinary skill in the art to which this disclosure belongs. The terminology used herein is for the purpose of describing embodiments of the present disclosure only and is not intended to be limiting of the present disclosure.
The amplifying unit is an important component in various radio frequency terminals and can be used for amplifying radio frequency signals. An important performance indicator of an amplifying cell is the efficiency of the amplifying cell. In order to ensure the efficiency of the amplifying unit, the amplifying unit is usually designed according to the power level of the output signal. Therefore, once the design of a certain amplifying unit is determined, the design of the matching network is shaped, and the amplifying unit cannot automatically adjust matching according to actual application scenes, so that the efficiency of the amplifying unit is reduced.
For example, in a radio frequency terminal taking a smart phone as a typical application scenario, the Power levels of the radio frequency terminal often include PC3 (Power Class 3), PC2 (Power Class 2), and PC1.5 (Power Class 1.5), and corresponding to the Power levels of the amplifying units in the smart phone, the amplifying units are set in different Power levels. However, when the power level of the radio frequency signal changes due to the amplification unit with a certain power level, the matching network in the amplification unit is not applicable, which causes impedance mismatch and signal reflection, thereby reducing the efficiency of the amplification unit.
Fig. 1 is a schematic diagram of an alternative configuration of an amplifier provided by the present disclosure, and as shown in fig. 1, an amplifier 10 includes an amplifying unit 100 and a load matching circuit 200. The power amplifier comprises an amplifying unit 100 configured to receive a first radio frequency signal and amplify the first radio frequency signal into a second radio frequency signal, and a load matching circuit 200 connected with an output end of the amplifying unit 100 and configured to perform impedance matching on the amplifying unit 100 according to a power class.
IN this embodiment, referring to fig. 1, the input end of the amplifying unit 100 is a signal input end IN, and is configured to receive a first radio frequency signal, and the amplifying unit 100 amplifies the first radio frequency signal to obtain a second radio frequency signal and outputs the second radio frequency signal from the output end of the amplifying unit 100. Here, it can be understood that the first radio frequency signal is an input signal of the amplifier 10. The second radio frequency signal is the signal required for the back end connected to the amplifier 10, i.e. the transmit signal of the amplifier 10.
In this embodiment, referring to fig. 1, the load matching circuit 200 can adjust the matching impedance according to the power level of the transmission signal, and when the power level changes, the value of the matching impedance changes, so as to flexibly adjust the output matching impedance at the rear end of the amplifying unit 100, so as to complete the impedance matching of the amplifying unit 100. That is, the load matching circuit 200 can realize the impedance modulation without extra loss at different power levels, and adjust the output matching impedance to the optimal load impedance of the amplifying unit, so as to ensure the maximum output power of the amplifying unit 100, improve the efficiency of the amplifying unit 100, improve the performance of the amplifying unit 100, and reduce the power consumption of the amplifier 10. That is, the amplifier 10 improves the efficiency of the amplifying unit by dynamically adjusting the back-end impedance of the amplifying unit 100.
In addition, smart phones are an important component of a typical communication device, an amplifier. The amplifier 10 of the embodiment is arranged in the smart phone, so that the communication quality of the smart phone can be improved, and the power consumption of the smart phone can be reduced.
In some embodiments, as shown in fig. 2, the amplifier 10 may include a plurality of output paths 300. Wherein the first impedance adjusting unit 210 is connected to a plurality of the output paths 300. That is, each path may be impedance-adjusted by the first impedance adjusting unit.
In this embodiment, as shown in fig. 2, the amplifier 10 may include a plurality of output paths 300. At least one of the output paths has a ground branch 320 and the signal output of the amplifier 10 is selectively connected to the ground branch 320 or the output path main path. That is, among the plurality of signal output terminals, a signal output terminal that does not perform signal transmission may be connected to the ground path 320.
It should also be noted that, each output path is correspondingly provided with an output gating switch (T1, T2.. Fwdarw.Tn); each output gating switch is configured to control on or off of a corresponding one of the output paths. Specifically, the output gating switch is selectively closed or opened based on a change in the power level. In operation of the amplifier 10, only one output gating switch is closed and one output path is conductive. That is, a plurality of output paths among the plurality of output paths 300 corresponds to a plurality of signal output terminals (for example, OUT1, out2...outn, etc.), wherein only one signal output terminal is required to output a signal.
It should be appreciated that the amplifier 10 is commonly used in various communication transceiving systems, and that the transmit power needs to be dynamically adjusted due to variations in the distance between the transmitter and the receiver, the Received Signal Strength (RSSI) between the transmitter and the receiver, the communication traffic between the transmitter and the receiver, etc. For example, decreasing transmit power when distance decreases and increasing transmit power when distance increases, increasing transmit power when RSSI decreases and decreasing transmit power when RSSI increases, adjusting transmit power according to the needs of communication traffic (e.g., different traffic needs different transmit power), and so forth. Thus, a required power level can be determined according to a communication distance, a received signal strength, and the like, and a power amplification parameter of the amplifying unit can be determined based on the power level to achieve a required power output so as to avoid unnecessary energy loss. In some embodiments, with continued reference to fig. 2, the plurality of outputs (OUT 1, out2..times.. OUTn) may connect a plurality of output paths, the plurality of output paths having a plurality of matching patterns, the output matching impedance values that each matching pattern can match are different, and each matching pattern corresponds to a power amplification parameter of the amplifying unit 100.
The power amplification parameters may include various circuit parameters that affect the amplification of the radio frequency signal, including a capacitance value, a resistance value, an inductance value, an amplification factor of the radio frequency signal, a transmission path of the radio frequency signal through an amplifier or a component through which the radio frequency signal passes, or on or off parameters of one or more output gate switching elements in the amplifier, and the like, which may affect the amplification of the radio frequency signal.
In some embodiments, the power amplification parameter may be a configuration parameter required by the circuit when amplifying the radio frequency signal corresponding to the power class, including a setting parameter of the optimal output matching impedance. It can be appreciated that when the output matching impedance is the optimal output matching impedance, the return loss of the radio frequency signal can be reduced to the greatest extent, thereby improving the efficiency of the amplifying unit 100. That is, based on the determined power amplification parameters, the optimum output matching impedance for the amplifier 10 can be determined therefrom. In summary, different power classes correspond to different power amplification parameters. In this embodiment, the output matching impedance that can be used by the amplifier 10 is different in the case of a change in power level. That is, the output matching impedance is flexibly adjusted to the optimal output matching impedance based on the power level, in this state, the amplified rf signal can be completely output, and the reflection of the rf signal is reduced to output at the rated power, thereby improving the efficiency of the amplifying unit 100 and the performance of the amplifying unit 100. Meanwhile, the plurality of output paths 300 share one load matching circuit 200, which can further reduce the chip area and improve the integration level.
In some embodiments, as shown in fig. 2, the load matching circuit includes a first impedance adjusting unit 210, wherein the first impedance adjusting unit 210 has one end connected to the output terminal of the amplifier 10 and the other end connected to the ground terminal, and is used for impedance matching according to the class power.
In this embodiment, referring to fig. 2, each first impedance adjusting unit may include one first capacitor C1. One end of the plurality of first capacitors C1 is connected to the output terminal of the amplifier 10, and the other end of the plurality of first capacitors C1 is connected to the ground terminal. The plurality of first capacitances C1 may perform impedance matching for the amplifying unit 100 according to the power class. That is, the first impedance adjusting unit 210 has a variable first output matching impedance, which can be specifically adjusted according to the power class, thereby realizing adjustment of the output power of the amplifying unit 100. That is, the adjustable first output matching impedance of the first impedance adjusting unit 210 can be used to reduce the reflection of the second rf signal, so as to ensure that the second rf signal can be completely transmitted to the back end.
For example, the present embodiment can adjust the back-end impedance of the amplifying unit 100 by changing the capacitance values of the plurality of first capacitances C1. The equivalent impedance value Z 1 at the output end of the amplifying unit 100 is shown in formula (1):
In formula (1), ω is an angular frequency, j is an imaginary part, Z 2 is an impedance value of a corresponding output path main path, Z 1 is an impedance value of the output path main path and the plurality of first capacitors C1, and C 1 is a capacitance value of the plurality of first capacitors C1.
As can be seen from the formula (1), the present embodiment can adjust the equivalent impedance value Z 1 of the output terminal of the amplifying unit 100 by adjusting the total capacitance of the first capacitors C1. That is, the first impedance adjusting unit 210 may perform impedance matching of the amplifying unit 100 according to the power class as an auxiliary part of the output matching impedance of the amplifier 10.
In some embodiments, as shown in fig. 3, the first impedance adjusting unit 210 and/or the second impedance adjusting unit 220 includes an adjustable capacitance.
In this embodiment, as shown in fig. 3, the first impedance adjusting unit 210 may include an adjustable capacitor. The load matching circuit may have different capacitance values by adjusting the adjustable capacitance in the first impedance adjusting unit 210, and thus, the load matching circuit may satisfy matching impedances required for a plurality of power classes.
In this embodiment, as shown in fig. 3, the second impedance adjusting unit 220 may include an adjustable capacitor. The load matching circuit may adjust the impedance value of the output matching circuit 400 by adjusting the adjustable capacitance in the second impedance adjusting unit 220 to have different capacitance values. Therefore, the adjustable range of the output matching impedance can be increased, so that the optimal matching of the impedance of more frequency points is facilitated, and the efficiency of the amplifying unit 100 is improved.
In some embodiments, as shown in fig. 3, the first impedance adjusting unit 210 and/or the second impedance adjusting unit 220 further include an inductance connected in series or parallel with the adjustable capacitance. Thus, the impedance value of the first impedance adjusting unit 210 and/or the second impedance adjusting unit 220 may be adjusted to satisfy the matching impedance required for a plurality of power classes.
In some embodiments, as shown in fig. 4, the first impedance adjusting unit 210 includes a plurality of first capacitors C1 connected in parallel, and at least one first capacitor branch has a series switch Ta. The second impedance adjusting unit 220 comprises a plurality of second capacitors C2 connected in parallel, at least one of the second capacitor branches having a series switch Tb.
It should be noted that, referring to fig. 4, the element values of the capacitances and inductances included in the first impedance adjusting unit 210 and the second impedance adjusting unit 220 need to be designed according to the specific situation of the entire amplifier 10, which will be easily understood by those skilled in the art. The different first and second impedance adjusting units 210 and 220 may constitute different load matching circuits 200, for example, the capacitance values of the plurality of first capacitances C1 included in the first impedance adjusting unit 210 may be set to be different from each other, the load matching circuits 200 may have different output matching impedance values, and the different output matching impedance values may satisfy matching impedances required for a plurality of power classes.
In this embodiment, referring to fig. 4, the first impedance adjusting unit 210 may include three parallel first capacitors C1, where the three first capacitors C1 have different capacitance values, 1C, 2C and 3C respectively, and correspondingly, the load matching circuit 200 may change the number of connected first capacitors C1 through the impedance gating switch Ta to have different capacitance values, and further, may satisfy matching impedances required for multiple power classes. The plurality of parallel second capacitances C2 included in the second impedance adjusting unit 220 have different capacitance values of 1C, 2C, and 3C, respectively, and correspondingly, the load matching circuit 200 may have different capacitance values by changing the number of the connected second capacitances C2 through the impedance gating switch Tb. Therefore, the adjustable range of the output matching impedance can be increased, so that the optimal matching of the impedance of more frequency points is facilitated, and the efficiency of the amplifying unit 100 is improved.
In some embodiments, as shown in fig. 3, the load matching circuit 200 includes a first impedance adjustment unit 210 and a second impedance adjustment unit 220. Wherein, the first impedance adjusting unit 210, one end of which is connected to the output end of the amplifier 10 and the other end of which is connected to the ground, is configured to perform impedance matching on the amplifying unit 100 according to the power class. The second impedance adjusting unit 220 is connected to the output terminal of the amplifying unit 100, and is configured to perform impedance matching on the output matching circuit 400 according to the operating frequency band of the amplifying unit 100.
In this embodiment, referring to fig. 3, the load matching circuit 200 may further have a first impedance adjusting unit 210, where the first impedance adjusting unit 210 may be specifically adjusted according to the power level, so as to achieve the adjustment of the output power of the amplifying unit 100. The load matching circuit 200 has a second impedance adjusting unit 220, and the second impedance adjusting unit 220 performs impedance matching for the amplifying unit 100 by adjusting the impedance of the output matching circuit 400. That is, the first impedance adjusting unit 210 and the second impedance adjusting unit 220 of the load matching circuit 200 together form an adjustable output matching impedance for reducing reflection of the second rf signal, so as to ensure that the second rf signal can be completely transmitted to the back end.
In the present embodiment, referring to fig. 3, the second impedance adjusting unit 220 is configured to adjust the equivalent impedance of the output matching circuit 400. Each of the second impedance adjusting units may include a second capacitor C2. For example, as shown in fig. 6, the output matching circuit 400 may include a first inductor L1, and the embodiment may adjust the equivalent inductance of the first inductor L1 by changing the capacitance values of the plurality of second capacitors C2, thereby adjusting the equivalent impedance of the output matching circuit 400. The equivalent inductance of the first inductance L1 is shown in formula (2):
In the formula (2), L 1 is an inductance value of L1, L 1_equal is an inductance value required for impedance matching of the output matching circuit 400, and C 2 is a capacitance value of the plurality of second capacitors C2.
As can be seen from the formula (2), the plurality of second capacitors C2 can adjust the equivalent inductance of the first inductor L1 in the output matching circuit 400, that is, adjust the impedance value of the output matching circuit 400 according to the accessed capacitance value. That is, the load matching circuit 200 has the second impedance adjusting unit 220, and the second impedance adjusting unit 220 may perform impedance matching on the amplifying unit 100 according to the operating frequency band of the amplifying unit 100. Further, the impedance of the output matching circuit 400 may be a main part of the output matching impedance of the amplifier 10, and the present disclosure may perform output impedance matching of the amplifier 10 by adjusting the impedance value of the output matching circuit 400 by the load matching circuit 200.
In this embodiment, the load matching circuit 200 and the output matching circuit 400 together form an output matching impedance of the amplifier 10, the first impedance adjusting unit 210 of the load matching circuit 200 varies with the power level, and the second impedance adjusting unit 220 of the load matching circuit 200 varies with the operating frequency band of the amplifying unit 100. That is, the load matching circuit 200 enables the load at the rear end of the amplifying unit 100 to be flexibly adjusted according to the power level, and thus the amplifying unit 100 can be operated in a high-efficiency state. The load matching circuit 200 achieves further adjustment of the power levels within a frequency band such that each power level corresponds to an optimal efficiency.
It should be noted that the values of the first impedance adjusting unit 210, the second impedance adjusting unit 220, and the output matching circuit 400 may be specifically set according to the structure of the amplifier 10, which is not specifically limited by the present disclosure. The first impedance adjusting unit 210, the second impedance adjusting unit 220, and the output matching circuit 400 together constitute an output matching impedance, but the output matching impedance is not necessarily a simple sum of the first impedance adjusting unit 210, the second impedance adjusting unit 220, and the output matching circuit 400, and the value of the output matching impedance needs to be obtained by combining the specific structures of the load matching circuit 200 with the first impedance adjusting unit 210 and the second impedance adjusting unit 220.
In some embodiments, each first impedance adjusting unit includes a first capacitor C1, which may be connected in series with an inductor, or may be connected in parallel with an inductor. Each second impedance adjusting unit comprises a second capacitor C2, which can be connected in series with an inductor or connected in parallel with an inductor.
In some embodiments, the power level includes PC3, PC2, PC1.5, and so on.
In this embodiment, as shown in fig. 4, the amplifier 10 further includes a first control circuit 610. The load matching circuit 200 also includes a second control circuit 620. Each transmission path includes an output gating switch (T1 t2. Tn); the first impedance adjusting unit 210 and the second impedance adjusting unit 220 each include one impedance gating switch (Ta, tb). The first control circuit 610 is configured to connect the output terminal of the amplifying unit 100 with a corresponding one of the output path main paths through a plurality of output gate switches according to the power class, and to connect the remaining output path main paths to the ground terminal. The second control circuit 620 is configured to connect the first end of the first inductor L1 with at least one first impedance adjusting unit and the second end of the first inductor L1 with at least one second impedance adjusting unit through a plurality of impedance gating switches according to the power class and/or the operating frequency band.
In this embodiment, with continued reference to fig. 4, the amplifier 10 further includes a first control circuit 610, which may be an interface control circuit (MIPI Controller and Bias Circuit). The first control circuit 610 is connected to the plurality of output paths 300 and is configured to generate a first control signal to control the plurality of output paths 300 according to the power level.
In particular, as shown in FIG. 4, the first control circuit 610 and each output gating switch (T1 t2.....tn) one-to-one connection, is configured to generate a plurality of first control signals according to the power level and to transmit each of the first control signals to a corresponding one of the output gating switches to control the respective output gating switch. Specifically, the first control circuit 610 may calculate or determine a power level according to the Received Signal Strength (RSSI), communication traffic, etc. described above or may obtain the power level from an external module, and generate a control signal according to the power level, control each output gating switch to control and adjust the plurality of output paths 300 such that the output matching impedance of the rear end of the amplifying unit 100 corresponds to the power level.
With continued reference to fig. 4, when the load matching circuit 200 is set at a Power level, such as PC2 (Power Class 2), the load matching circuit 200 is adapted to the radio frequency signal of the corresponding level, and the efficiency of the amplifying unit 100 is highest and the performance is optimal. For example, the output gating switch T2 corresponds to a power class PC2. At this time, after impedance matching is completed, the output gating switch T2 is directly closed, the output gating switches T1 and T3 are opened, and the output path corresponding to the generated power class is turned on. If the second rf signal required by the back end is a signal with a Power Class PC3 (Power Class 3), the output matching impedance of the load matching circuit 200 cannot meet the requirement, which easily results in the reduction of the output Power of the amplifying unit 100, increases the impedance mismatch loss, and reduces the efficiency of the amplifying unit. At this time, the first control circuit 610 may adjust the first and second impedance adjusting units 210 and 220 through the second control circuit 620. The output matching circuit adjusted by the second impedance adjusting unit 220 constitutes an output matching impedance together with the first impedance adjusting unit 210, and the output matching impedance is adjusted from being applicable to the PC2 level to being applicable to the PC3 level. For example, the output gating switch T3 corresponds to a power class PC3. The first control circuit 610 may control the output gate switch T3 to be closed and the output gate switches T1 and T2 to be opened. Here, the power level PC2 corresponds to a power value of 26dbm, and the power level PC3 corresponds to a power value of 24.5dbm.
In some embodiments, the first control signal may further carry the matching pattern information of the output path main paths of the plurality of output paths 300, and then transmit the matching pattern information to the second control circuit 620. The second control circuit 620 may obtain an optimal output matching impedance based on the power level and determine an appropriate matching pattern to adjust the output matching impedance to the optimal output matching impedance.
In some embodiments, as shown in figure 4, each of the output gate switches (T1, T2...th.) and the impedance gate switch (Ta; tb) may employ gallium arsenide modulation doped heterojunction field effect transistors (Pseudomorphic High Electron Mobility Transistor, PHEMT), etc., as is well known to those skilled in the art, the implementation of the output gating switch is not particularly limited.
In the case of a further embodiment of the present invention, all output strobe switches (T1 t2.....tn) and all impedance gating switches (Ta, tb) may also be implemented using chip technology, that is, all the output gate switches are fabricated in the output gate switch chip. The chip process may be a Silicon-On-Insulator (SOI) process or the like. The present embodiment is not particularly limited to the chip process. In this embodiment, by manufacturing the plurality of output gate switches and the plurality of impedance gate switches in the plurality of output paths 300 as switch chips, the plurality of output paths 300 can have smaller area, lower cost, and better performance.
As shown in fig. 4, the first control signal sent by the first control circuit 610 controls the output gating switch, and the second control signal sent by the second control circuit 620 controls the impedance gating switch. The first control signal and the second control signal may be signals having indication capabilities, such as digital logic signals, corresponding to the power amplification parameters. The logic high can be set to be 5V, 1.2V, 3.3V and other level values relative to the reference level, the logic low can be the reference level or a level value lower than the reference level, and the reference level can be 0V or a value of-1.2V and the like. The specific values of logic high and logic low can be set according to the actual circuit requirement.
In this embodiment, as shown in fig. 5, the second control circuit 620 includes an operating band discriminating unit 621 and a power class discriminating unit 622. The operating frequency band discriminating unit 621 is configured to perform impedance matching for the amplifying unit according to the operating frequency band. The power class discrimination unit 622 is configured to perform impedance matching for the amplifying unit according to the power class.
In this embodiment, the second control circuit 620 may include an operating band discriminating unit 621 and a power class discriminating unit 622. The operation frequency band discriminating unit 621 is configured to perform impedance matching for the amplifying unit according to the operation frequency band of the amplifying unit. For example, the operating frequency band discriminating unit 621 may change the capacitance values of the plurality of second capacitances C2 included in the second impedance adjusting unit 220, thereby impedance-matching the amplifying unit in combination with the output matching circuit. The second impedance adjusting unit 220 of the load matching circuit 200 may be set according to the operating frequency band of the amplifying unit 100, so that the adjustable range of the output matching impedance is increased, thereby being beneficial to realizing the optimal matching of the impedance with more frequency points, and further improving the efficiency of the amplifying unit 100.
In the present embodiment, the power class discriminating unit 622 is configured to perform impedance matching for the amplifying unit according to the power class. For example, the power level discriminating unit 622 may change the capacitance values of the plurality of first capacitances C1 included in the first impedance adjusting unit 210 according to the power level. Thus, the output matching impedance of the rear end of the amplifying unit 100 is made to correspond to the power class.
In some embodiments, as shown in FIG. 6, the output matching circuit 400 includes a first inductance L1. The first inductor L1 is connected to the output end of the amplifier 10, and the second impedance adjusting unit 220 is connected to two ends of the first inductor L1.
In this embodiment, referring to fig. 6, the amplifying unit 100 may be a first-stage amplifying unit. For example, the amplifying unit 100 may include one power amplifier 411. The output of the power amplifier 411 is connected to the input of the first inductor L1. Both ends of the second impedance adjusting unit 220 are respectively connected to both ends of the first inductor L1. Both ends of the first impedance adjusting unit 210 are connected to the ground terminal and the output terminal of the first inductor L1, respectively. In this way, the load matching circuit 200 can match the impedance of the power amplifier 411 with the first inductor L1.
In some embodiments, as shown in fig. 7, the output matching circuit 400 further includes a first balun 421, wherein the first impedance adjusting unit 210 and the second impedance adjusting unit 220 are respectively connected to two output terminals of the first balun 421.
In this embodiment, the amplifying unit 100 may be a multi-stage amplifying unit. For example, the amplifying unit 100 employs a two-stage amplifying unit, and the amplifying unit 100 includes two power amplifiers 423 and 424. The output matching circuit includes a first balun 421 and a second balun 422. The load matching circuit includes a first impedance adjusting unit 210 and a second impedance adjusting unit 220. The input of the driving amplifier 425 receives the first radio frequency signal, the output of the driving amplifier 425 is connected to the second balun 422, and the two outputs of the second balun 422 are connected to the power amplifiers 423 and 424, respectively. The output ends of the power amplifiers 423 and 424 are both connected to a first balun 421, and the first balun 421 is configured to synthesize radio frequency signals output by the power amplifier 423 and the power amplifier 424 into a signal output. In this way, the first balun 421 may be used for output matching. The load matching circuit 200 may match the impedance of the power amplifiers 423 and 424 with the first balun 421.
In some embodiments, as shown in FIG. 8, the output matching circuit 400 further includes a second balun 422. The load matching circuit 200 further comprises a third impedance adjusting unit 230, wherein the third impedance adjusting units 230 are connected to the input terminals of the second balun 422.
In the present embodiment, referring to fig. 8, the load matching circuit includes a first impedance adjusting unit 210, a second impedance adjusting unit 220, and a third impedance adjusting unit 230. The output matching circuit includes a first balun 421 and a second balun 422. The input terminals of the power amplifier 423 and the power amplifier 424 are connected to both ends of the second balun 422, and one of the input terminals of the second balun 422 is connected to the third impedance adjusting unit 230. In this way, the second balun 422 may be used for inter-stage matching, and the second control circuit may adjust the impedance of the second balun 422 by adjusting the capacitance values of the plurality of third capacitances C3 included in the accessed third impedance adjustment unit 230. Thus, the load matching circuit 200 may impedance match the power amplifiers 423 and 424 in cooperation with the second balun 422.
It should be noted that the third adjusting unit 230 may include an adjustable capacitor, and may also include an inductor connected in parallel or in series with the adjustable capacitor. The preparation and control modes of the impedance gating switch Tc can be understood by referring to the impedance gating switches Ta and Tb, and will not be described herein.
In this embodiment, as shown in fig. 8, the amplifier 10 further includes an input matching circuit 500 connected to the amplifying unit 100 and configured to receive and transmit the first radio frequency signal, where the input matching circuit 500 has an input matching impedance. The input terminal of the input matching circuit 500 is a signal input terminal IN, and the output terminal of the input matching circuit 500 is connected to the amplifying unit 100. The input matching circuit 500 has an input matching impedance, and the value of the input matching impedance may be a fixed value. The input matching circuit 500 is configured to reduce reflection of the first rf signal, and ensure that the first rf signal can be completely transmitted to the amplifying unit 100 at the back end.
Fig. 9 is a schematic structural diagram of a communication terminal 11 according to an embodiment of the present disclosure, and as shown IN fig. 9, the communication terminal 11 includes a radio frequency transceiver 20, and an amplifier 10 according to any of the foregoing embodiments, where a signal input terminal IN of the amplifier 10 is connected to the radio frequency transceiver 20. The communication terminal 11 can control the plurality of output paths 300 to flexibly adjust the output matching impedance according to the control signal generated by the power class.
The disclosed embodiments also provide an electronic device comprising an amplifier 10 as in any of the previous embodiments. For the structure of the amplifier 10, please refer to the above related matters, and therefore, the description thereof is omitted. In some embodiments, the electronic device comprises a smart phone.
It should be noted that, in this document, the terms "comprises," "comprising," or any other variation thereof, are intended to cover a non-exclusive inclusion, such that a process, method, article, or apparatus that comprises a list of elements does not include only those elements but may include other elements not expressly listed or inherent to such process, method, article, or apparatus. Without further limitation, an element defined by the phrase "comprising one does not exclude the presence of other like elements in a process, method, article, or apparatus that comprises the element.
The foregoing embodiment numbers of the present disclosure are merely for description and do not represent advantages or disadvantages of the embodiments. The methods disclosed in the several method embodiments provided in the present disclosure may be arbitrarily combined without collision to obtain a new method embodiment. The features disclosed in the several product embodiments provided in the present disclosure may be combined arbitrarily without conflict to obtain new product embodiments. The features disclosed in the several method or apparatus embodiments provided in the present disclosure may be arbitrarily combined without any conflict to obtain new method embodiments or apparatus embodiments.
The foregoing is merely specific embodiments of the disclosure, but the protection scope of the disclosure is not limited thereto, and any person skilled in the art can easily think about changes or substitutions within the technical scope of the disclosure, and it is intended to cover the scope of the disclosure.

Claims (10)

1. An amplifier is provided, which comprises a first amplifier and a second amplifier, characterized by comprising the following steps:
An amplifying unit configured to receive a first radio frequency signal, amplify the first radio frequency signal to a second radio frequency signal;
The load matching circuit is connected with the output end of the amplifying unit and is configured to perform impedance matching on the amplifying unit according to the power grade;
The load matching circuit comprises a first impedance adjusting unit, wherein,
The first impedance adjusting unit is connected with the output end of the amplifier at one end and the ground end at the other end, and is used for performing impedance matching according to the power grade;
the amplifier comprises a plurality of output paths, wherein the first impedance adjusting unit is connected with the plurality of output paths.
2. The amplifier of claim 1, wherein the load matching circuit comprises a first impedance adjustment unit and a second impedance adjustment unit, wherein,
The first impedance adjusting unit is connected with the output end of the amplifier at one end and the ground end at the other end, and is configured to perform impedance matching on the amplifying unit according to the power grade;
The second impedance adjusting unit is connected with the output end of the amplifying unit and is configured to perform impedance matching on the amplifying unit according to the working frequency band of the amplifying unit.
3. The amplifier according to claim 2, wherein the first impedance adjusting unit and/or the second impedance adjusting unit comprises an adjustable capacitance.
4. The amplifier according to claim 2, wherein the first impedance adjusting unit and/or the second impedance adjusting unit further comprises an inductance in series or parallel with an adjustable capacitance.
5. The amplifier of claim 2, wherein the first impedance adjusting unit comprises a plurality of first capacitors connected in parallel, at least one branch of the first capacitors having a series switch;
The second impedance adjusting unit comprises a plurality of second capacitors connected in parallel, and at least one branch of the second capacitors is provided with a series switch.
6. The amplifier of claim 2, wherein the amplifier further comprises an output matching circuit; the output matching circuit comprises a first inductor, wherein,
The first inductor is connected to the output end of the amplifier;
Two ends of the second impedance adjusting unit are respectively connected to two ends of the first inductor.
7. The amplifier of claim 2, further comprising an output matching circuit, the output matching circuit further comprising a first balun, wherein,
The first impedance adjusting unit and the second impedance adjusting unit are respectively connected to two output ends of the first balun.
8. The amplifier of claim 7, wherein the output matching circuit further comprises a second balun, wherein the load matching circuit further comprises a third impedance adjustment unit, wherein,
And a plurality of third impedance adjusting units are connected to the input end of the second balun.
9. A communication terminal comprising an amplifier according to any of claims 1-8.
10. An electronic device comprising an amplifier as claimed in any one of claims 1-8.
CN202323671462.XU 2023-12-31 2023-12-31 Amplifier, communication terminal and electronic device Active CN222464574U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202323671462.XU CN222464574U (en) 2023-12-31 2023-12-31 Amplifier, communication terminal and electronic device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202323671462.XU CN222464574U (en) 2023-12-31 2023-12-31 Amplifier, communication terminal and electronic device

Publications (1)

Publication Number Publication Date
CN222464574U true CN222464574U (en) 2025-02-11

Family

ID=94436331

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202323671462.XU Active CN222464574U (en) 2023-12-31 2023-12-31 Amplifier, communication terminal and electronic device

Country Status (1)

Country Link
CN (1) CN222464574U (en)

Similar Documents

Publication Publication Date Title
US10892718B2 (en) Impedance transformation circuit for amplifier
US11082008B2 (en) Multi-mode stacked amplifier
US9866178B2 (en) Radio frequency circuitr having an integrated harmonic filter and a radio frequency circuit having transistors of different threshold voltages
US10903806B2 (en) Radio frequency circuitr having an integrated harmonic filter and a radio frequency circuit having transistors of different threshold voltages
CN108400774B (en) Balanced radio frequency power amplifier, chip and communication terminal
US7417508B1 (en) Multiple RF path amplifiers
US10454432B2 (en) Radio frequency amplifiers with an injection-locked oscillator driver stage and a stacked output stage
US7538741B2 (en) Impedance matched passive radio frequency transmit/receive switch
US7679438B2 (en) High frequency circuit, semiconductor device, and high frequency power amplification device
US7589588B2 (en) High-frequency power amplifier and radio communication equipment using the same
US8634789B2 (en) Multi-mode power amplifier
US20060290444A1 (en) Power amplifier utilizing quadrature hybrid for power dividing, combining and impedance matching
CN105490648B (en) A kind of multimode power amplifier and its mobile terminal
GB2504488A (en) Transceiver with a series switch positioned between a common impedance matching network and an LNA to provide transmit/receive switching
CN100477509C (en) Wireless communication frequency signal amplification device and sending and receiving device
US20070194853A1 (en) High-power amplifier
CN101908881A (en) Directional coupler and radio-frequency power amplifier containing same
CN115913128B (en) Doherty power amplifier, radio frequency chip and electronic equipment
CN222464574U (en) Amplifier, communication terminal and electronic device
CN222192319U (en) Radio frequency power amplifier circuit, communication terminal and electronic equipment
CN117639689A (en) Amplifier, communication terminal and electronic device
CN117595811A (en) Radio frequency power amplifying circuit, communication terminal and electronic equipment
CN205304746U (en) Multimode power amplifier and mobile terminal thereof
US11750239B2 (en) Front-end module providing enhanced switching speed
KR101034106B1 (en) Complex Module Impedance Regulator

Legal Events

Date Code Title Description
GR01 Patent grant
GR01 Patent grant