CN210467812U - Power semiconductor device packaging structure - Google Patents
Power semiconductor device packaging structure Download PDFInfo
- Publication number
- CN210467812U CN210467812U CN201921638668.3U CN201921638668U CN210467812U CN 210467812 U CN210467812 U CN 210467812U CN 201921638668 U CN201921638668 U CN 201921638668U CN 210467812 U CN210467812 U CN 210467812U
- Authority
- CN
- China
- Prior art keywords
- electrode
- conductive layer
- semiconductor device
- flexible conductive
- packaging structure
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 64
- 238000004806 packaging method and process Methods 0.000 title claims abstract description 32
- 238000003466 welding Methods 0.000 claims abstract description 12
- 239000012212 insulator Substances 0.000 claims description 23
- 229910052802 copper Inorganic materials 0.000 claims description 21
- 239000010949 copper Substances 0.000 claims description 21
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims description 20
- 230000007704 transition Effects 0.000 claims description 16
- 230000000712 assembly Effects 0.000 claims description 3
- 238000000429 assembly Methods 0.000 claims description 3
- 230000017525 heat dissipation Effects 0.000 abstract description 9
- 239000010410 layer Substances 0.000 description 112
- 238000009413 insulation Methods 0.000 description 11
- 239000000463 material Substances 0.000 description 11
- 230000035882 stress Effects 0.000 description 11
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 description 6
- 229910052751 metal Inorganic materials 0.000 description 6
- 238000005245 sintering Methods 0.000 description 6
- 238000004026 adhesive bonding Methods 0.000 description 5
- 239000002184 metal Substances 0.000 description 5
- 238000010586 diagram Methods 0.000 description 4
- 229910052723 transition metal Inorganic materials 0.000 description 4
- 150000003624 transition metals Chemical class 0.000 description 4
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 3
- 239000004020 conductor Substances 0.000 description 3
- 238000007907 direct compression Methods 0.000 description 3
- 239000007772 electrode material Substances 0.000 description 3
- 239000007769 metal material Substances 0.000 description 3
- 229910052759 nickel Inorganic materials 0.000 description 3
- 229910052755 nonmetal Inorganic materials 0.000 description 3
- 230000003071 parasitic effect Effects 0.000 description 3
- 238000007747 plating Methods 0.000 description 3
- 229910052709 silver Inorganic materials 0.000 description 3
- 239000004332 silver Substances 0.000 description 3
- ZOKXTWBITQBERF-UHFFFAOYSA-N Molybdenum Chemical compound [Mo] ZOKXTWBITQBERF-UHFFFAOYSA-N 0.000 description 2
- 239000004696 Poly ether ether ketone Substances 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 2
- 238000002788 crimping Methods 0.000 description 2
- 238000009826 distribution Methods 0.000 description 2
- 229920001971 elastomer Polymers 0.000 description 2
- 239000000806 elastomer Substances 0.000 description 2
- 239000004519 grease Substances 0.000 description 2
- 238000009434 installation Methods 0.000 description 2
- 239000011810 insulating material Substances 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 229910052750 molybdenum Inorganic materials 0.000 description 2
- 239000011733 molybdenum Substances 0.000 description 2
- 229920002530 polyetherether ketone Polymers 0.000 description 2
- 229920001296 polysiloxane Polymers 0.000 description 2
- 239000000843 powder Substances 0.000 description 2
- 125000006850 spacer group Chemical group 0.000 description 2
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 1
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 239000000919 ceramic Substances 0.000 description 1
- 239000011248 coating agent Substances 0.000 description 1
- 238000000576 coating method Methods 0.000 description 1
- 238000007906 compression Methods 0.000 description 1
- 230000006835 compression Effects 0.000 description 1
- 239000011889 copper foil Substances 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 230000001351 cycling effect Effects 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 239000003822 epoxy resin Substances 0.000 description 1
- 239000012530 fluid Substances 0.000 description 1
- 230000004927 fusion Effects 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 239000010931 gold Substances 0.000 description 1
- 229910021389 graphene Inorganic materials 0.000 description 1
- 230000008642 heat stress Effects 0.000 description 1
- 238000001802 infusion Methods 0.000 description 1
- 239000012774 insulation material Substances 0.000 description 1
- WABPQHHGFIMREM-UHFFFAOYSA-N lead(0) Chemical compound [Pb] WABPQHHGFIMREM-UHFFFAOYSA-N 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 239000002905 metal composite material Substances 0.000 description 1
- 238000005272 metallurgy Methods 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 230000010355 oscillation Effects 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 230000010412 perfusion Effects 0.000 description 1
- 229920000647 polyepoxide Polymers 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 230000000630 rising effect Effects 0.000 description 1
- 239000000523 sample Substances 0.000 description 1
- 239000000741 silica gel Substances 0.000 description 1
- 229910002027 silica gel Inorganic materials 0.000 description 1
- 239000002356 single layer Substances 0.000 description 1
- 238000005476 soldering Methods 0.000 description 1
- 239000007787 solid Substances 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
- 230000009466 transformation Effects 0.000 description 1
Images
Landscapes
- Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
Abstract
The utility model discloses a power type semiconductor device packaging structure, the packaging structure is provided with a flexible conductive layer and an insulating plate with two sides covered with the conductive layer, an E electrode does not directly act on a chip assembly, the current of the chip assembly reaches the E electrode through the flexible conductive layer, the heat of the chip assembly is conducted to a heat dissipation working medium (such as conducting heat to the surrounding electrodes) through the flexible conductive layer in a vertical mode, and the first conductive protrusion is used for bearing the flexible conductive layer, so that the compressive stress acting on the chip assembly is dispersed, the flexible conductive layer realizes smaller compressive stress on the welding surface of the chip assembly, the larger pressure is prevented from directly acting on the surface of the chip assembly, the three-dimensional stress damage under the condition of high-pressure stress during the temperature cycle of the chip assembly is reduced, the connection reliability is improved, the decoupling of the pressure and the electric and heat conduction is realized, and the reliability of the packaging structure of the power type semiconductor device is finally improved.
Description
Technical Field
The utility model belongs to semiconductor device prepares the field, concretely relates to power type semiconductor device packaging structure.
Background
At present, power semiconductor devices are rapidly developed, for example, thyristors and Insulated Gate Bipolar Transistors (IGBT) are widely applied to the fields of new energy, power transmission and transformation, rail transit, metallurgy, chemical industry and the like. For example, chinese patent document CN105957888A discloses a power semiconductor device package structure, in which a positioning member is used to limit horizontal movement of a power semiconductor device, an emitter electrode, and a collector electrode, and a gate electrode is connected to a PCB board through a through hole in the positioning member.
However, in the above power type semiconductor device package structure, the emitter electrode and the collector electrode of the power semiconductor device are directly connected with the device package electrode in a pressure manner, the power semiconductor device bears all the installation pressure, and the problem of uneven pressure distribution exists in the case of parallel connection of multiple power semiconductor devices no matter rigid electrodes or elastic electrodes; the device packaging electrode simultaneously plays a role in electric conduction, heat conduction and pressure support, multiple physical fields are closely coupled with each other, the non-uniformity trend of contact resistance and contact thermal resistance is increased due to the absolute existence of non-uniformity of pressure, and the parallel flow equalization, heat dissipation and stress distribution concentration degree of the multi-power semiconductor device are greatly influenced, so that the reliability of device packaging is seriously influenced; the grid lead is parallel to the emitter electrode, and the grid lead and the emitter electrode are in signal coupling, so that high-frequency oscillation of the grid is easily caused.
SUMMERY OF THE UTILITY MODEL
Therefore, the utility model aims to solve the defect that prior art power type semiconductor device packaging structure reliability remains to be improved, and then provides a power type semiconductor device packaging structure.
In order to solve the technical problem, the utility model discloses a technical scheme as follows:
the utility model provides a power type semiconductor device packaging structure, which comprises a plurality of chip components, wherein each chip component comprises a first terminal and a second terminal, a C electrode of a semiconductor device is connected with the first terminal, an E electrode of the semiconductor device is connected with the second terminal, and the power type semiconductor device packaging structure also comprises a plurality of chip components,
the flexible conducting layer and the insulating plate with the conducting layers covered on the two sides are arranged, one side of the insulating plate is connected with the first terminal, a plurality of first conducting protrusions used for bearing the flexible conducting layer are arranged on the other side of the insulating plate, the first conducting protrusions are connected with the other side of the insulating plate and the flexible conducting layer, the flexible conducting layer is connected with the E electrode, and the flexible conducting layer is used for dispersing pressure stress acting on the chip assembly.
Furthermore, a second conductive protrusion is arranged on the side face, close to the flexible conductive layer, of the E electrode, and the second conductive protrusion corresponds to the first conductive protrusion.
Further, the chip assembly further includes a third terminal connected to a G electrode of the semiconductor device through a G electrode lead;
the driving electrode is connected with the G electrode through a G electrode external connection line.
Further, the C electrode is a C electrode plate, the E electrode is an E electrode plate, and the driving electrode is a PCB;
the double-sided conducting layer-covered insulating board comprises an insulating board, a chip assembly, a flexible conducting layer and a PCB, and is characterized by further comprising an insulator with a first opening end and a second opening end which are arranged oppositely, wherein the insulating board, the chip assembly, the flexible conducting layer and the PCB are sequentially arranged in the insulator along the directions of the first opening end and the second opening end, the C electrode board is suitable for covering the first opening end, and the E electrode board is suitable for covering the second opening end.
Furthermore, a plurality of extending umbrella skirts are arranged on the outer side surface of the insulator at intervals along the direction of the first opening end and the second opening end;
an insulating layer is arranged inside the insulator to fill the remaining space inside the insulator between the flexible conducting layer and the C electrode plate.
Further, the heat conduction layer is arranged inside the insulator and located between the flexible conducting layer and the E electrode plate so as to fill the remaining space inside the insulator between the flexible conducting layer and the E electrode plate.
Furthermore, the chip assembly comprises a first transition layer, a chip and a second transition layer which are sequentially stacked, a positioning groove for placing the chip assembly is formed in the C electrode, the first transition layer is arranged in the positioning groove, a third conductive protrusion is arranged on the second transition layer, and the third conductive protrusion is in contact with the flexible conductive layer; preferably, the first transition layer and the second transition layer are both molybdenum layers.
Further, a mounting hole is formed in the flexible conductive layer and used for mounting the flexible conductive layer on the third conductive protrusion;
and the flexible conducting layer is provided with a connecting hole, and the G electrode external connecting wire penetrates through the flexible conducting layer through the connecting hole and is connected to the driving electrode.
Furthermore, a through hole is formed in the driving electrode, and the second conductive protrusion penetrates through the driving electrode through the through hole; and the driving electrode is provided with a threading hole for leading out and welding an external connecting line of the G electrode.
Further, the driving electrode is a PCB board with a plurality of copper layers;
and the driving electrode is provided with equipotential holes which are used for potential connection between copper layers.
Compared with the prior art, the utility model discloses following beneficial effect has:
(1) the power type semiconductor device packaging structure provided by the utility model is provided with the flexible conductive layer and the insulating board with the conductive layers covered on both sides, the E electrode does not directly act on the chip component, the current of the chip component reaches the E electrode through the flexible conductive layer, the heat of the chip component is conducted to the heat dissipation working medium (such as conducting heat to the surrounding electrodes) through the flexible conductive layer in a vertical mode, and the first conductive protrusion is used for bearing the flexible conductive layer, so that the compressive stress acting on the chip assembly is dispersed, the flexible conductive layer realizes smaller compressive stress on the welding surface of the chip assembly, the larger pressure is prevented from directly acting on the surface of the chip assembly, the three-dimensional stress damage under the condition of high-pressure stress during the temperature cycle of the chip assembly is reduced, the connection reliability is improved, the decoupling of the pressure and the electric and heat conduction is realized, and the reliability of the packaging structure of the power type semiconductor device is finally improved.
(2) The utility model provides a power type semiconductor device packaging structure through setting up flexible conducting layer, makes the electric current transversely follow the C electrode to the E electrode along flexible conducting layer, and the heat gets into the working medium that dispels the heat along the direction of the flexible conducting layer of perpendicular to, and both are the perpendicular flow direction, and thermal contact resistance and contact resistance mutual independence have realized the decoupling zero of electrically conducting and heat conduction, have reduced the device height simultaneously, have reduced stray inductance.
(3) The utility model provides a power type semiconductor device packaging structure, when the chip subassembly still includes the third terminal, the third terminal passes through G electrode lead wire and is connected with the G electrode of semiconductor device; the G electrode is arranged on the insulating board with the conducting layers coated on the two sides (for example, the insulating board with the copper coated on the two sides) and is gathered at the edge of the power type semiconductor device at equal distance through the G electrode lead, so that the G electrode lead is led out in a direction perpendicular to the power current direction, the mutual interference between the G electrode lead and the power current is avoided, and the decoupling of the control signal and the power current is realized.
Drawings
In order to more clearly illustrate the embodiments of the present invention or the technical solutions in the prior art, the drawings used in the embodiments or the technical solutions in the prior art will be briefly described below, and it is obvious that the drawings in the following description are some embodiments of the present invention, and for those skilled in the art, other drawings can be obtained according to these drawings without creative efforts.
Fig. 1 is an exploded view of a middle power type semiconductor device package structure according to the present invention;
fig. 2 is a cross-sectional view of the middle power type semiconductor device package structure of the present invention;
fig. 3 is another cross-sectional view of the middle power type semiconductor device package structure of the present invention;
fig. 4 is a diagram of the current, heat dissipation and driving paths of the middle power semiconductor device of the present invention during operation;
fig. 5 is another cross-sectional view of the middle power type semiconductor device package structure of the present invention;
FIG. 6 is a schematic structural view of an E electrode of the present invention;
fig. 7 is a schematic structural diagram of the insulator of the present invention;
fig. 8 is a schematic structural diagram of the C electrode, the flexible conductive layer and the driving electrode according to the present invention;
FIG. 9 is a top view of the structure of FIG. 8;
fig. 10 is a schematic structural view of a flexible conductive layer according to the present invention;
fig. 11 is a schematic structural diagram of a driving electrode according to the present invention;
fig. 12 is another cross-sectional view of the middle power type semiconductor device package structure of the present invention;
FIG. 13 is a cross-sectional view AA of the structure of FIG. 12;
the reference numbers are as follows:
1-C electrode; 1 a-a positioning groove; 2-an insulator; 2 a-extending umbrella skirt; 2b-E electrode flange; a 3-E electrode; 3 a-a second conductive bump; 3 b-a perfusion well; 4-a chip assembly; 4a-C spacer; 4 b-chip; 4c-E spacers; 4 d-a third conductive bump; 5-a flexible conductive layer; 5 a-mounting holes; 5 b-a connection hole; 6-a drive electrode; 6 a-through holes; 6 b-equipotential hole; 6 c-a threading hole; 7-G electrode; 8-an insulating layer; 9-heat conducting layer; 10-insulating board with double-sided coated conducting layer; 10 a-a first conductive bump; 11-G electrode leads; 12-G electrode external connection;
Detailed Description
The technical solution of the present invention will be described clearly and completely with reference to the accompanying drawings, and obviously, the described embodiments are some, but not all embodiments of the present invention. Based on the embodiments in the present invention, all other embodiments obtained by a person skilled in the art without creative work belong to the protection scope of the present invention.
Furthermore, the technical features mentioned in the different embodiments of the invention described below can be combined with each other as long as they do not conflict with each other.
As shown in fig. 1-13, the present invention provides a power type semiconductor device package structure, specifically, as shown in fig. 3, the power type semiconductor device package structure has a circular cake shape with small thickness, which is convenient for device press-fitting and series application, and comprises a plurality of chip assemblies 4, wherein each chip assembly 4 comprises a first terminal (not shown) and a second terminal (not shown), the C electrode 1 of the semiconductor device is connected with the first terminal, specifically, the connection between the two can be realized by direct crimping, sintering, welding or conductive adhesive bonding, the E electrode 3 of the semiconductor device is connected with the second terminal, specifically, the connection between the two can be realized by direct crimping, sintering, welding or conductive adhesive bonding expansion rate transition metal layer, and further comprising,
a flexible conducting layer 5 and an insulating plate 10 with two sides covered with conducting layers, wherein one side of the insulating plate 10 is connected with a first terminal, concretely, the connection between the two can be realized by the form of direct compression joint, sintering, welding or conducting adhesive bonding expansion rate transition metal layer, the other side of the insulating plate 10 is provided with a plurality of first conductive bulges 10a for bearing the flexible conductive layer 5, the first conductive protrusion 10a connects the other side of the insulating plate 10 and the flexible conductive layer 5, specifically, the connection between the two can be realized by direct compression joint, sintering, welding or conductive adhesive bonding expansion rate transition metal layer, the flexible conductive layer 5 is connected with the E electrode 3, specifically, the connection between the two can be realized by direct compression joint, sintering, welding or conductive adhesive bonding expansion rate transition metal layer, and the flexible conductive layer 5 is used for dispersing the compression stress acting on the chip assembly 4.
In the above power type semiconductor device package structure, as shown in fig. 4, by providing the flexible conductive layer 5 and the insulating plate 10 with conductive layers covered on both sides, the E electrode 3 does not directly act on the chip component 4, the current of the chip component 4 reaches the E electrode 3 through the flexible conductive layer 5, the heat of the chip component 4 is conducted to the heat dissipation working medium (for example, the heat is conducted to the surrounding electrodes) through the flexible conductive layer 5 in a vertical manner, and the first conductive protrusion 10a receives the flexible conductive layer 5, so that the compressive stress acting on the chip component 4 is dispersed, the flexible conductive layer 5 realizes a smaller compressive stress to the soldering surface of the chip component 4, thereby preventing a larger pressure from directly acting on the surface of the chip component 4, reducing the three-way stress damage under the condition of high-pressure stress when the chip component 4 is subjected to temperature cycling, improving the connection reliability, and realizing the decoupling of the, finally, the reliability of the packaging structure of the power type semiconductor device is improved.
In addition, as shown in fig. 4, by arranging the flexible conducting layer 5, current transversely flows from the C electrode 1 to the E electrode 3 along the flexible conducting layer 5, heat enters the heat dissipation working medium along the direction perpendicular to the flexible conducting layer 5, the heat dissipation working medium and the flexible conducting layer are in perpendicular flow directions, the contact resistance and the contact resistance are mutually independent, the decoupling of electric conduction and heat conduction is realized, the height of a device is reduced, and the stray inductance is reduced.
Specifically, the flexible conductive layer 5 includes at least a flexible bonding wire, a bonding tape, a high-conductivity metal or non-metal material; the structural style comprises an integral structure and various special-shaped structures, wherein the integral structure is consistent with the shape of the electrode structure. More specifically, the flexible conductive layer 5 is made of a metal conductive material, a non-metal conductive material, and graphene, a non-metal composite material with a metal coating, and has a single-layer, multi-layer, flat-plate or wave-shaped structure and other structures for meeting mechanical conditions and electrical design. The double-sided conductive-layer-coated insulating plate 10 is various non-metallic plates and has various structural shapes for insulation and electrical connection.
As shown in fig. 3, 6 and 12, a second conductive bump 3a is disposed on a side surface of the E electrode 3 close to the flexible conductive layer 5, and the second conductive bump 3a corresponds to the first conductive bump 10 a.
As an alternative embodiment, as shown in fig. 8, the chip assembly 4 further includes a third terminal (not shown) connected to the G electrode 7 of the semiconductor device through a G electrode lead 11; the device also comprises a driving electrode 6, wherein the driving electrode 6 is connected with the G electrode 7 through a G electrode external connection wire 12. When the chip assembly 4 further comprises a third terminal, the third terminal is connected to the G-electrode 7 (which may be, for example, a G-electrode DBC) of the semiconductor device through a G-electrode lead 11; the G electrode 7 is arranged on the insulating board with the conducting layers coated on the two sides (for example, the insulating board with the copper coated on the two sides) and is collected at the edge of the power type semiconductor device at equal distance through the G electrode lead 11, so that the G electrode lead 11 is led out perpendicular to the direction of the power current, the mutual interference between the G electrode lead 11 and the power current is avoided, and the decoupling of the control signal and the power current is realized.
Further, as shown in fig. 8, the insulating board 10 with the conductive layers on both sides is composed of a plurality of insulating blocks, the insulating blocks are symmetrically arranged, the insulating blocks are provided with first conductive protrusions 10a, the insulating blocks are made of AlN, the thickness of the insulating blocks is determined according to the design of insulating voltage, and copper is coated on the surface of the insulating blocks to facilitate double-sided welding; the first conductive bump 10a is made of red copper (99.9% Cu), and the height thereof can be adjusted according to the structural requirements.
More specifically, the C electrode 1 is a C electrode plate, the E electrode 3 is an E electrode plate, and the driving electrode 6 is a PCB plate; the electrode plate C, the electrode plate E and the electrode flange E2 b are all made of red copper (99.9% Cu), and are subjected to surface nickel plating treatment;
the insulating plate is characterized by further comprising an insulating body 2 with a first opening end and a second opening end which are oppositely arranged, the insulating plate 10 with the double-sided conductive layers, the chip assembly 4, the flexible conductive layer 5 and the PCB are sequentially arranged in the insulating body 2 along the directions of the first opening end and the second opening end, the C electrode plate is suitable for covering the first opening end, and the E electrode plate is suitable for covering the second opening end; the insulator 2 is made of ceramic, and the surface of the insulator is covered with glaze. The surfaces of the flexible conducting layer 5 and the insulating plate 10 with the conducting layers coated on the two sides are plated with high-conductivity oxidation-resistant plating layers, such as nickel layers;
in the actual manufacturing process, the C electrode plate, the insulator 2 and the E electrode flange 2b can be sintered into a whole by high temperature (for example, 1000 ℃).
Furthermore, a plurality of extending sheds 2a are arranged on the outer side surface of the insulator 2 at intervals along the direction of the first opening end and the second opening end, and the creepage requirements under different voltage levels and pollution levels are met by arranging the extending sheds 2 a;
the insulation body 2 is internally provided with an insulation layer 8 to fill the residual space inside the insulation body 2 between the flexible conducting layer 5 and the C electrode plate, the insulation layer 8 is used as an internal main insulation medium, the material of the insulation layer 8 is generally epoxy resin or silica gel, the insulation strength is required to be not lower than 20kV/mm, and the insulation layer 8 cannot generate air with the inside of the insulation body 2 in the temperature rising and falling process to damage the insulation.
As shown in fig. 2, as an alternative embodiment, a heat conducting layer 9 is further included, and is disposed inside the insulator 2 and between the flexible conducting layer 5 and the E electrode plate, so as to fill the remaining space inside the insulator 2 between the flexible conducting layer 5 and the E electrode plate; the heat conducting layer 9 is made of insulating, semi-insulating and metal materials with elasticity for heat conduction, such as solid, fluid, powder and the like; specifically, the heat conducting layer 9 is a uniform mixture of heat conducting silicone grease and metal powder, and has high heat conductivity. Through the above arrangement, the heat of the power semiconductor device vertically passes through the flexible conductive layer 5, and is conducted to the heat conduction layer 9 (i.e. the poured high heat conduction material), and the high heat conduction material increases the instant heat fusion of the device packaging on the one hand, and on the other hand, realizes the heat conduction to the electrode on the side and the adjacent electrode.
Further, an infusion hole 3b is provided on the E electrode for infusing a high thermal conductive material to form a thermal conductive layer 9.
Furthermore, positioning holes for mounting the device are arranged on the outer sides of the C electrode and the E electrode.
In addition, the decoupling of the electrode pressure and the contact resistance is realized, and the problem of multi-chip parallel non-uniform current caused by non-uniform device pressure is avoided; the flexible conducting layer 5 and the heat conducting layer 9 are designed, so that the problem of poor heat dissipation uniformity of contact thermal resistance caused by uneven electrode pressure is solved, and the decoupling design of pressure and contact thermal resistance is realized; meanwhile, the parasitic parameters in the device package are reduced by the thin device package form, the coexistence region of the short grid signal and the power current is realized, the mutual interference of the grid signal and the power current is avoided, and the decoupling of the control signal and the power current is realized.
In a specific embodiment, as shown in fig. 8, 5 and 13, the chip assembly 4 includes a first transition layer, a chip 4b and a second transition layer, which are sequentially stacked, a positioning groove 1a for placing the chip assembly 4 is formed on the C electrode 1, the first transition layer is disposed in the positioning groove 1a, a third conductive protrusion 4d is formed on the second transition layer, and the third conductive protrusion 4d is in contact with the flexible conductive layer 5; the first transition layer is a C gasket 4a, and the second transition layer is an E gasket; the material of the C gasket 4a and the E gasket can adopt the material matched with the thermal property, such as expansion rate, of the chip 4b, specifically, the material of the C gasket 4a and the E gasket can adopt the material of pure molybdenum (99.93 percent Mo), and the surface is plated with nickel and then plated with silver; the third conductive bump 4d is made of red copper, and the height of the third conductive bump can be adjusted according to the structural requirement; as shown in fig. 9 and 13, the layout of the chip assembly 4 is a symmetrical design;
the chip component 4 is fixed by adopting a frame, insulating materials are injected into the edge of the frame and fixed on the surface of the C electrode to make up for the difference of the expansion rates of the power semiconductor device and the electrode materials, and the power semiconductor device is welded or sintered on the surface of the C electrode or made up for the matching material of the expansion rate difference of the power semiconductor device and the electrode materials; the single-sided or double-sided sintering of the power semiconductor device is beneficial to the metal or alloy material for making up the expansion rate difference between the electrode material and the power semiconductor device.
As an alternative embodiment, as shown in fig. 10, a mounting hole 5a is provided on the flexible conductive layer 5 for mounting the flexible conductive layer 5 on the third conductive protrusion 4 d; specifically, the flexible conductive layer 5 may be fixed to the third conductive bump 4d by a screw;
a connecting hole 5b is formed in the flexible conducting layer 5, and the G electrode external connecting wire 12 penetrates through the flexible conducting layer 5 through the connecting hole 5b and is connected to the driving electrode 6, so that short circuit caused by contact with the flexible conducting layer 5 is avoided; the connection hole 5b may be specifically a square hole in shape.
The flexible conducting layer 5 is made of red copper (99.9% Cu), the surface is subjected to silver plating, in the power type semiconductor device packaging structure, the flexible conducting layer 5 is a power current carrier, is arranged between the first conducting protrusion 10a and the second conducting protrusion 3a and is used for bearing the pressure during installation, and the thickness is generally lower than 1mm in order to meet the design requirements of power current and no pressure bearing of a chip.
As shown in fig. 11, a through hole 6a is provided on the driving electrode 6, and is used for the second conductive bump 3a to penetrate through the driving electrode 6 through the through hole 6 a; the driving electrode 6 is provided with a threading hole 6c for leading out and welding the G electrode external connecting line 12; specifically, the G electrode lead 11 and the G electrode external connection line 12 are made of a soft copper foil material with a certain width and thickness, so that parasitic inductance is effectively reduced. The G electrode 7 is made of AlN with a certain thickness, and the surface is coated with copper. Of course, as a variant embodiment, various metal leads such as aluminum, gold, silver, etc. or spring probes having a length of 8mm or less;
alternatively, as shown in fig. 11, the driving electrode 6 is a PCB board with several copper layers; the insulation material of the PCB board is high temperature resistant polyether ether ketone (PEEK); the G electrode 7 is led out to form a plurality of copper layers, so that the parasitic inductance of the driving loop is effectively reduced;
and the driving electrode is provided with an equal potential hole 6b, and the equal potential hole 6b is used for potential connection between copper layers.
Further, various elastomer elements, high thermal conductivity elastomer materials, compressed gas, and the like are added inside the insulator 2 between the flexible conductive layer 5 and the C-plate electrode to relieve stress.
In addition, the power type semiconductor device packaging structure adopts the flexible conducting layer 5 as a connecting medium (Bus) for chip parallel connection and current collection, the device is divided into an upper area and a lower area, the lower half area of the device is matched with an AlN insulating sheet and an insulating encapsulating material, field intensity concentration is solved, the pressure-resistant requirement is met, the upper half area of the device is filled with heat-conducting silicone grease, auxiliary heat dissipation is achieved, and the driving PCB and the grid copper column are connected in a welding mode through laminated copper foils. Pressure is applied to the grid copper column and the insulating plate coated with copper on both sides, the chip does not bear the pressure, the electrical connection can be completely in a direct connection mode without any spring, and in one embodiment, the size of the packaging structure of the power type semiconductor device is phi 82 mm multiplied by 27mm3Totally packaging 10 IGBT chips and 10 Pin chips with the power density of 7.57W/mm3。
It should be understood that the above examples are only for clarity of illustration and are not intended to limit the embodiments. Other variations and modifications will be apparent to persons skilled in the art in light of the above description. And are neither required nor exhaustive of all embodiments. And obvious variations or modifications can be made without departing from the scope of the invention.
Claims (10)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201921638668.3U CN210467812U (en) | 2019-09-29 | 2019-09-29 | Power semiconductor device packaging structure |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201921638668.3U CN210467812U (en) | 2019-09-29 | 2019-09-29 | Power semiconductor device packaging structure |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN210467812U true CN210467812U (en) | 2020-05-05 |
Family
ID=70435418
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201921638668.3U Active CN210467812U (en) | 2019-09-29 | 2019-09-29 | Power semiconductor device packaging structure |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN210467812U (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110556349A (en) * | 2019-09-29 | 2019-12-10 | 全球能源互联网研究院有限公司 | Power type semiconductor device packaging structure |
-
2019
- 2019-09-29 CN CN201921638668.3U patent/CN210467812U/en active Active
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN110556349A (en) * | 2019-09-29 | 2019-12-10 | 全球能源互联网研究院有限公司 | Power type semiconductor device packaging structure |
| CN110556349B (en) * | 2019-09-29 | 2024-09-24 | 全球能源互联网研究院有限公司 | Power semiconductor device packaging structure |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN110556349B (en) | Power semiconductor device packaging structure | |
| JP4576448B2 (en) | Power semiconductor device | |
| CN110676176B (en) | Preparation process of power type semiconductor device packaging structure | |
| CN109817591B (en) | Double-sided water-cooling heat dissipation structure of high-power-density IGBT module and processing technology | |
| CN103579165B (en) | A kind of Full-pressure-weldinpower power device | |
| CN104966704B (en) | A low thermal resistance press-fit power device package | |
| CN103515365B (en) | A kind of high-power compression joint type IGBT device | |
| CN104078428B (en) | Power semiconductor modular and the method for manufacturing power semiconductor modular | |
| JP2015015270A (en) | Semiconductor device | |
| CN110828433A (en) | Elastic compression joint packaging structure | |
| CN113782504B (en) | Simplified packaging structure of power module of integrated radiator and manufacturing method | |
| CN105655306A (en) | Double-side welding and single-side heat radiation power module integrated on heat radiation substrate | |
| CN102693969B (en) | Insulated gate bipolar translator (IGBT) power module | |
| CN112928090B (en) | A power semiconductor chip packaging structure, packaging method and packaging module | |
| CN103545269B (en) | A high-power crimping type IGBT packaging module | |
| CN203481226U (en) | Large power crimping type IGBT device | |
| CN115188722A (en) | A structure for semiconductor chip packaging | |
| CN210467812U (en) | Power semiconductor device packaging structure | |
| CN108281406A (en) | A kind of power device packaging structure and its manufacturing method | |
| CN202695428U (en) | Insulated gate bipolar transistor (IGBT) power module | |
| CN113838821A (en) | Heat dissipation member for SiC planar packaging structure and preparation method thereof | |
| CN204792757U (en) | Crimping formula power device packagiing of low thermal resistance | |
| CN111710671B (en) | A packaging structure and packaging method for high voltage power semiconductor chip | |
| CN108231703A (en) | A kind of power device module and preparation method thereof | |
| CN107622954A (en) | Power semiconductor device packaging method and packaging structure |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GR01 | Patent grant | ||
| GR01 | Patent grant |