CN209843713U - Display panel and display device - Google Patents
Display panel and display device Download PDFInfo
- Publication number
- CN209843713U CN209843713U CN201920969272.0U CN201920969272U CN209843713U CN 209843713 U CN209843713 U CN 209843713U CN 201920969272 U CN201920969272 U CN 201920969272U CN 209843713 U CN209843713 U CN 209843713U
- Authority
- CN
- China
- Prior art keywords
- region
- display area
- display panel
- plate
- display
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 239000003990 capacitor Substances 0.000 claims abstract description 121
- 239000000463 material Substances 0.000 claims abstract description 44
- 239000010410 layer Substances 0.000 description 98
- 238000000034 method Methods 0.000 description 18
- 239000002184 metal Substances 0.000 description 13
- 239000000758 substrate Substances 0.000 description 12
- 239000011229 interlayer Substances 0.000 description 11
- 238000010586 diagram Methods 0.000 description 8
- 206010066054 Dysmorphism Diseases 0.000 description 5
- 230000000149 penetrating effect Effects 0.000 description 4
- 239000010409 thin film Substances 0.000 description 4
- 230000001788 irregular Effects 0.000 description 2
- 238000002161 passivation Methods 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000005611 electricity Effects 0.000 description 1
- 230000002349 favourable effect Effects 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 1
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 1
- 230000008707 rearrangement Effects 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
Landscapes
- Devices For Indicating Variable Information By Combining Individual Elements (AREA)
Abstract
The embodiment of the utility model provides a display panel and display device, display panel include display area and non-display area, and the display area includes special-shaped display area and non-special-shaped display area; the display panel comprises a scanning line for providing scanning signals for each pixel unit of the display panel and a power line for providing positive power signals for each pixel unit of the display panel; the number of the pixel units in each row in the special-shaped display area is smaller than that in the non-special-shaped display area; in the non-display area, the display panel further comprises a plurality of compensation capacitors, and each compensation capacitor comprises a first polar plate and a second polar plate; each scanning line of the special-shaped display area is electrically connected with a first polar plate of at least one compensation capacitor; the second polar plate is electrically connected with a power line; the pixel unit comprises a first pixel driving circuit; the first polar plate or the second polar plate and the active layer of the first pixel driving circuit are arranged on the same layer and made of the same material. The embodiment of the utility model provides a show evenly with realization display panel and display device.
Description
Technical Field
The embodiment of the utility model provides a relate to the display technology, especially relate to a display panel and display device.
Background
With the development of technology, users and technicians increasingly desire a larger screen ratio of the display panel, and ideally, a full-screen is realized, which literally means that the front of the display device (such as a mobile phone) is a screen. Although it is difficult to achieve a full screen due to limitations of the current technology, it is possible to increase the screen occupation ratio as much as possible.
As a result of increasing the screen ratio, the display area of the display panel becomes irregular, for example, a groove is formed by removing a part of the substrate, and the load at different positions in the display area is not uniform, which causes a problem of display unevenness.
SUMMERY OF THE UTILITY MODEL
An embodiment of the utility model provides a display panel and display device to it is even to realize display panel and display device demonstration.
In a first aspect, an embodiment of the present invention provides a display panel, where the display panel includes a display area and a non-display area, and the display area includes a special-shaped display area and a non-special-shaped display area;
the display panel comprises a scanning line for providing scanning signals for each pixel unit of the display panel and a power line for providing positive power signals for each pixel unit of the display panel;
the number of the pixel units in each row in the special-shaped display area is smaller than that in the non-special-shaped display area;
in the non-display area, the display panel further comprises a plurality of compensation capacitors, and the compensation capacitors comprise a first polar plate and a second polar plate; each scanning line of the special-shaped display area is electrically connected with the first polar plate of at least one compensation capacitor; the second polar plate is electrically connected with the power line; the pixel unit comprises a first pixel driving circuit; the first polar plate or the second polar plate and the active layer of the first pixel driving circuit are arranged on the same layer and made of the same material.
Optionally, the first electrode plate and any one electrode plate of the storage capacitor of the first pixel driving circuit are arranged in the same layer and made of the same material; the second polar plate and the active layer of the first pixel driving circuit are arranged on the same layer and made of the same material.
Optionally, the compensation capacitor includes a first sub-compensation capacitor and a second sub-compensation capacitor;
the first sub-compensation capacitor comprises a first polar plate and a second polar plate;
the second sub-compensation capacitor comprises a first polar plate and a third polar plate; the third polar plate and the power line are arranged on the same layer and made of the same material; the second pole plate and the third pole plate are electrically connected with the power line.
Optionally, each scan line of the special-shaped display area is electrically connected to the first plate of at least one compensation capacitor through a bridge-spanning structure;
the bridge-spanning structure and the third polar plate are arranged on the same layer and are made of the same material.
Optionally, the first electrode plate and the active layer of the first pixel driving circuit are arranged in the same layer and made of the same material; the second polar plate and the power line are arranged on the same layer and made of the same material.
Optionally, the non-display area includes a first area, a second area and a third area, the first area and the second area are located on a side of the special-shaped display area away from the non-special-shaped display area, and the third area connects the first area and the second area;
the compensation capacitor is located in at least one of the first region, the second region, and the third region.
Alternatively, a plurality of the compensation capacitors electrically connected to the same scanning line are arranged in a row direction of the pixel unit.
Optionally, the display panel further comprises a dummy cell located in the non-display area, the dummy cell comprising a second pixel driving circuit; each scanning line of the special-shaped display area is electrically connected with at least one dummy unit; the second pixel driving circuit has the same structure as the first pixel driving circuit.
Optionally, the non-display area includes a first area, a second area and a third area, the first area and the second area are located on a side of the special-shaped display area away from the non-special-shaped display area, and the third area connects the first area and the second area;
the compensation capacitor is located in the first area and the second area, and the dummy cell is located in the third area.
In a second aspect, an embodiment of the present invention provides a display device, including the display panel of the first aspect.
In the embodiment of the present invention, the number of each row of pixel units in the special-shaped display area is less than the number of each row of pixel units in the non-special-shaped display area. A plurality of compensation capacitors are arranged in the non-display area, a first polar plate of each compensation capacitor can be electrically connected with the scanning line in the special-shaped display area, and a second polar plate of each compensation capacitor can be electrically connected with the power line. The arrangement of the compensation capacitor increases the load of each scanning line in the special-shaped display area, so that the difference of the load of each scanning line in the special-shaped display area and the load of each scanning line in the non-special-shaped display area is reduced, and the display of the display panel is uniform.
Drawings
Fig. 1 is a schematic top view of a display panel according to an embodiment of the present invention;
fig. 2 is a schematic cross-sectional view of another display panel according to an embodiment of the present invention;
fig. 3 is a schematic cross-sectional view of another display panel according to an embodiment of the present invention;
fig. 4 is a schematic cross-sectional view of another display panel according to an embodiment of the present invention;
fig. 5 is a schematic top view of a compensation capacitor according to an embodiment of the present invention;
fig. 6 is a schematic cross-sectional view of another display panel according to an embodiment of the present invention;
fig. 7 is a schematic top view of another display panel according to an embodiment of the present invention;
fig. 8 is a schematic cross-sectional view of another display panel according to an embodiment of the present invention;
fig. 9 is a schematic structural diagram of a display device according to an embodiment of the present invention.
Detailed Description
The present invention will be described in further detail with reference to the accompanying drawings and examples. It is to be understood that the specific embodiments described herein are merely illustrative of the invention and are not limiting of the invention. It should be further noted that, for the convenience of description, only some of the structures related to the present invention are shown in the drawings, not all of the structures.
Fig. 1 is a schematic view of a top view structure of a display panel provided by an embodiment of the present invention, fig. 2 is a schematic view of a cross-sectional structure of another display panel provided by an embodiment of the present invention, referring to fig. 1 and fig. 2, the display panel includes a display area 110 and a non-display area 120, and the display area 110 includes a special-shaped display area 111 and a non-special-shaped display area 112. Optionally, the display panel includes a groove, the groove is a cut-away portion of the display panel, the special-shaped display area 111 may be adjacent to the groove, and a distance between the special-shaped display area 111 and the groove is smaller than a distance between the non-special-shaped display area 112 and the groove. The display panel includes a scan line 10 supplying a scan signal to each pixel unit 30 of the display panel and a power line 20 supplying a positive power signal to each pixel unit 30 of the display panel. The plurality of pixel units 30 are arrayed in the X direction and the Y direction within the display area 110. The plurality of scan lines 10 may extend in the X direction and be arranged in the Y direction, and the plurality of power lines 20 may extend in the Y direction and be arranged in the X direction. The number of pixel cells 30 per row in the shaped display area 111 is smaller than the number of pixel cells 30 per row in the non-shaped display area 112. Each scanning line 10 in the special-shaped display area 111 is electrically connected with less pixel units 30, and each scanning line 10 in the non-special-shaped display area 112 is electrically connected with more pixel units 30, so that the load of each scanning line 10 in the special-shaped display area 111 is smaller than that of each scanning line 10 in the non-special-shaped display area 112, and the problem of uneven display is caused.
In the non-display region 120, the display panel further includes a plurality of compensation capacitors 40, and the compensation capacitors 40 include a first plate 41 and a second plate 42. Each scanning line 10 of the shaped display area 111 is electrically connected to the first plate 41 of at least one compensation capacitor 40. Alternatively, each scan line 10 of the irregular display region 111 may be electrically connected to the connection line 11 in the non-display region 120, the connection line 11 of the non-display region 120 may be electrically connected to the first plate 41 of the at least one compensation capacitor 40, and the scan signal may be applied to the first plate 41. The second plate 42 is electrically connected to the power line 20, and a positive power signal may be applied to the second plate 42. The pixel unit 30 includes a first pixel driving circuit 33. The first electrode plate 41 or the second electrode plate 42 is disposed on the same layer as the active layer 311 of the first pixel driving circuit 33 and is made of the same material. The active layer 311 of the first pixel driving circuit 33 may include, for example, a heavily doped semiconductor layer, which may include polycrystalline silicon, single crystal silicon, or germanium.
In the embodiment of the present invention, the number of each row of pixel units in the special-shaped display area is less than the number of each row of pixel units in the non-special-shaped display area. A plurality of compensation capacitors are arranged in the non-display area, a first polar plate of each compensation capacitor can be electrically connected with the scanning line in the special-shaped display area, and a second polar plate of each compensation capacitor can be electrically connected with the power line. The arrangement of the compensation capacitor increases the load of each scanning line in the special-shaped display area, so that the difference of the load of each scanning line in the special-shaped display area and the load of each scanning line in the non-special-shaped display area is reduced, and the display of the display panel is uniform.
Further, if the first plate and the second plate are formed by using the metal in the first metal layer and the second metal layer, since only the capacitor dielectric layer is arranged between the first metal layer and the second metal layer, the dielectric constant of the capacitor dielectric layer is large along with the change of the thickness, and the capacitance uniformity of the compensation capacitor formed by the first plate and the second plate is poor. In the present application, the first electrode plate of the compensation capacitor and the active layer of the first pixel driving circuit are the same layer and made of the same material. The first plate of the compensation capacitor and the active layer of the first pixel driving circuit may be formed in the same process by using the same material, and the second plate of the compensation capacitor may be formed by using a metal in the first metal layer, the second metal layer, or the third metal layer. Or the second plate of the compensation capacitor and the active layer of the first pixel driving circuit are in the same layer and made of the same material, and the second plate of the compensation capacitor and the active layer of the first pixel driving circuit can be formed in the same process by adopting the same material. The first plate of the compensation capacitor may be formed using a metal of the first metal layer, the second metal layer, or the third metal layer. A grid electrode insulating layer can be arranged between the first pole plate and the second pole plate, the dielectric constant of the grid electrode insulating layer is small, the dielectric constant of the grid electrode insulating layer changes little along with the thickness, the capacitance uniformity of the compensation capacitor is good, and therefore the accuracy of load compensation is improved.
Exemplarily, referring to fig. 1 and 2, the pixel unit 30 includes a first pixel driving circuit 33 and an organic light emitting structure 34. The first pixel driving circuit 33 may include a thin film transistor 31 and a storage capacitor 32. The first pixel driving circuit 33 is electrically connected to the organic light emitting structure 34 and is used for driving the organic light emitting structure 34 to emit light for display. The thin film transistor 31 may include an active layer 311, a gate electrode 312, a source electrode 313, and a drain electrode 314. The storage capacitor 32 may include a first storage capacitor plate 321 and a second storage capacitor plate 322 that are stacked. The display panel may further include a substrate 51, a gate insulating layer 52, a capacitor dielectric layer 53, an interlayer insulating layer 54, a passivation layer 55, and a pixel defining layer 56, which are sequentially stacked. The substrate 51 may be a flexible substrate or a rigid substrate. The active layer 311 may be between the substrate 51 and the gate insulating layer 52, the gate electrode 312 and the first storage capacitor plate 321 may be between the gate insulating layer 52 and the capacitor dielectric layer 53, the second storage capacitor plate 322 may be between the capacitor dielectric layer 53 and the interlayer insulating layer 54, and the source electrode 313 and the drain electrode 314 may be between the interlayer insulating layer 54 and the passivation layer 55. The organic light emitting structure 34 may be positioned in the opening of the pixel defining layer 56.
Alternatively, referring to fig. 1 and 2, the first plate 41 is disposed in the same layer as any one plate of the storage capacitor 32 of the first pixel driving circuit 33 and is made of the same material. The second electrode plate 42 is disposed in the same layer as the active layer 311 of the first pixel driving circuit 33 and is made of the same material. In the embodiment of the present invention, the first electrode plate 41 and any one electrode plate of the storage capacitor 32 of the first pixel driving circuit 33 are disposed on the same layer and adopt the same material, so that when any one electrode plate of the storage capacitor 32 is formed, the first electrode plate 41 is formed by adopting the same material as that of the electrode plate of the storage capacitor 32, and the process is saved.
Exemplarily, referring to fig. 2, the first plate 41 is disposed in the same layer as the second storage capacitor plate 322 of the first pixel driving circuit 33 and is made of the same material. In forming the second storage capacitor plate 322, the first plate 41 may be formed using the same material as the second storage capacitor plate 322. A gate insulating layer 52 and a capacitor dielectric layer 53 are arranged between the first electrode plate 41 and the second electrode plate 42, the sum of the thicknesses of the gate insulating layer 52 and the capacitor dielectric layer 53 is larger than the thickness of the capacitor dielectric layer 53, and the sum of the thicknesses of the gate insulating layer 52 and the capacitor dielectric layer 53 is larger, so that the change rate (the ratio of the thickness change to the thickness) of the sum of the thicknesses of the gate insulating layer 52 and the capacitor dielectric layer 53 caused by process fluctuation is smaller, the capacitance uniformity of the compensation capacitor is further enhanced, and the accuracy of load compensation is improved.
Alternatively, referring to fig. 1 and 2, the scan line 10 may be electrically connected to the first plate 41 of the at least one compensation capacitor 40 through a bridge structure 57. The bridge structure 57 may be disposed at the same level as the source 313 and the drain 314 and may be made of the same material. The scan line 10 positioned in the display region 110 may be electrically connected to the connection line 11 positioned in the non-display region 120, and the connection line 11 may be electrically connected to the first plate 41 through the bridge structure 57. Since a via hole needs to be formed in the display region 110, the source electrode 313 and the drain electrode 314 are electrically connected to the active layer 311. The via is typically etched from the side of the interlayer insulating layer 54 remote from the substrate 51 towards the substrate 10. Therefore, when the first electrode plate 41 is electrically connected to the scan line 10 through the bridge structure 57, the via hole in the display region 110 and the via hole in the non-display region 120 can be formed simultaneously in the same process flow, thereby saving the process. One end of the bridge structure 57 is electrically connected to the first plate 41 through a via hole penetrating through the interlayer insulating layer 54, and the other end of the bridge structure 57 is electrically connected to the connection line 11 in the non-display region 120 through a via hole penetrating through the interlayer insulating layer 54 and the capacitor dielectric layer 53, and then electrically connected to the scan line 10 in the display region 110 through the connection line 11 in the non-display region 120.
Fig. 3 is a schematic cross-sectional structure diagram of another display panel according to an embodiment of the present invention, referring to fig. 3, the first plate 41 and the first storage capacitor plate 321 of the first pixel driving circuit 33 are disposed on the same layer and made of the same material. In forming the first storage capacitor plate 321, the first plate 41 may be formed using the same material as the first storage capacitor plate 321. A gate insulating layer 52 is disposed between the first and second electrode plates 41 and 42.
Fig. 4 is a schematic cross-sectional structure diagram of another display panel provided by an embodiment of the present invention, and fig. 5 is a schematic top view structure diagram of a compensation capacitor provided by an embodiment of the present invention, referring to fig. 4 and fig. 5, the compensation capacitor 40 includes a first sub-compensation capacitor 401 and a second sub-compensation capacitor 402. The first sub-compensation capacitor 401 includes a first plate 41 and a second plate 42. The first plate 41 and any one of the plates of the storage capacitor 32 of the first pixel driving circuit 33 are disposed in the same layer and made of the same material (in fig. 4, the first plate 41 and the second storage capacitor plate 322 of the first pixel driving circuit 33 are disposed in the same layer and made of the same material). The second electrode plate 42 is disposed in the same layer as the active layer 311 of the first pixel driving circuit 33 and is made of the same material. The second sub-compensation capacitor 402 includes a first plate 41 and a third plate 43. The third polar plate 43 and the power line 20 are arranged in the same layer and made of the same material. For example, the third plate 43 may be disposed on the same layer as the source 313 and the drain 314 and may be made of the same material, and the power line 20 may be disposed on the same layer as the source 313 and the drain 314 and may be made of the same material. The second and third electrode plates 42 and 43 are electrically connected to the power line 20. The embodiment of the utility model provides an in, compensation capacitor 40 includes the first sub-compensation capacitor 401 that comprises first polar plate 41 and second polar plate 42, and compensation capacitor 40 still includes the sub-compensation capacitor 402 of second that comprises first polar plate 42 and third polar plate 43 to increased compensation capacitor 40's capacitance value, be favorable to realizing the load compensation to scan line 10 in the dysmorphism display area 111.
Alternatively, referring to fig. 1 and 4, each scan line 10 of the shaped display area 111 is electrically connected to the first plate 41 of the at least one compensation capacitor 40 through the bridge structure 57. Each scan line 10 of the shaped display region 111 may be electrically connected to the connection line 11 in the non-display region 120, and the connection line 11 of the non-display region 120 may be electrically connected to the first plate 41 of the at least one compensation capacitor 40 through the bridge structure 57. The bridge structure 57 and the third electrode plate 43 are arranged in the same layer and made of the same material. The bridge structure 57 may be disposed at the same level as the source 313 and the drain 314 and may be made of the same material. Since a via hole needs to be formed in the display region 110, the source electrode 313 and the drain electrode 314 are electrically connected to the active layer 311. The via is typically etched from the side of the interlayer insulating layer 54 remote from the substrate 51 towards the substrate 10. Therefore, when the first electrode plate 41 is electrically connected to the scan line 10 through the bridge structure 57, the via hole in the display region 110 and the via hole in the non-display region 120 can be formed simultaneously in the same process flow, thereby saving the process.
Alternatively, referring to fig. 1 and 4, the second and third plates 42 and 43 are electrically connected through the first via hole 44, and the first via hole 44 is located in the non-display region 120 and penetrates the interlayer insulating layer 54, the capacitor dielectric layer 53, and the gate insulating layer 52. The first via 44 may be formed in the same process as a via electrically connecting the source 313 and the active layer 311. The third plate 43 is electrically connected to the power line 20, and the second plate 42 may be electrically connected to the power line 20 through the third plate 43. The first plate 41, the second plate 42, and the third plate 43 may be planar capacitor plates.
Fig. 6 is a schematic cross-sectional structure diagram of another display panel according to an embodiment of the present invention, referring to fig. 1 and fig. 6, the first plate 41 and the active layer 311 of the first pixel driving circuit 33 are disposed on the same layer and made of the same material, and when the active layer 311 of the first pixel driving circuit 33 is formed, the first plate 41 can be formed by the same material as the active layer 311 in the same process. The second plate 42 is disposed in the same layer as the power line 20 and is made of the same material. In forming the power supply line 20, the second plate 42 may be formed in the same process using the same material as the power supply line 20.
Alternatively, referring to fig. 6, the scan line 10 may be electrically connected to the first plate 41 of the at least one compensation capacitor 40 through a bridge structure 57. Each scan line 10 of the shaped display region 111 may be electrically connected to the connection line 11 in the non-display region 120, and the connection line 11 of the non-display region 120 may be electrically connected to the first plate 41 of the at least one compensation capacitor 40 through the bridge structure 57. The bridge structure 57 may be disposed at the same level as the source 313 and the drain 314 and may be made of the same material. Since a via hole needs to be formed in the display region 110, the source electrode 313 and the drain electrode 314 are electrically connected to the active layer 311. The via is typically etched from the side of the interlayer insulating layer 54 remote from the substrate 51 towards the substrate 10. Therefore, when the first electrode plate 41 is electrically connected to the scan line 10 through the bridge structure 57, the via hole in the display region 110 and the via hole in the non-display region 120 can be formed simultaneously in the same process flow, thereby saving the process. One end of the bridge structure 57 is electrically connected to the first plate 41 through a via hole penetrating through the interlayer insulating layer 54, the capacitor dielectric layer 53 and the gate insulating layer 52, and the other end of the bridge structure 57 is electrically connected to the connection line 11 in the non-display area 120 through a via hole penetrating through the interlayer insulating layer 54 and the capacitor dielectric layer 53, and then electrically connected to the scan line 10 in the display area 110 through the connection line 11 in the non-display area 120.
Optionally, referring to fig. 1, the non-display area 120 comprises a first area 121, a second area 122 and a third area 123, the first area 121 and the second area 122 are located on a side of the shaped display area 111 facing away from the non-shaped display area 112, and the third area 123 connects the first area 121 and the second area 122. The compensation capacitor 40 is located in at least one of the first region 121, the second region 122, and the third region 123. The embodiment of the present invention provides an embodiment, the first region 121, the second region 122 and the third region 123 are located above the display region 110, and the compensation capacitor 40 is disposed on at least one of the first region 121, the second region 122 and the third region 123, i.e. the compensation capacitor 40 is disposed on one side of the top of the display region 110, rather than the compensation capacitor 40 is disposed in the non-display region 120 of the left and right frames of the display region 110, thereby reducing the left and right frames of the display panel.
Exemplarily, referring to fig. 1, the third area 123 is located between the groove and the display area 110. First and second regions 121 and 122 are provided along both sides of the groove in the X direction. The compensation capacitor 40 is disposed in the first region 121 and the second region 122. In other embodiments, the compensation capacitor 40 may be disposed in other non-display areas 120 outside the first area 121, the second area 122, and the third area 123, for example, the compensation capacitor 40 is disposed in the non-display areas 120 of the left and right frames of the display area 110, which is not limited in the embodiment of the present invention.
Alternatively, referring to fig. 1, a plurality of compensation capacitors 40 electrically connected to the same scan line 10 are arranged in the row direction of the pixel unit 30. A plurality of compensation capacitors 40 electrically connected to the same scanning line 10 are arranged in the X direction. The scan lines 10 of the plurality of pixel units 30 electrically connected in the display area 110 extend in the X direction. When the plurality of compensation capacitors 40 electrically connected to the same scan line 10 are arranged to extend in the X direction, the connection line 11 electrically connected to the scan line 10 and connected to the plurality of compensation capacitors 40 in the non-display area 120 also extends in the X direction, thereby reducing the intersection between the scan line 10 and the connection line 11 and reducing the wiring difficulty. Further, the connection line 11 in the non-display region 120 may be formed of the same material and in the same process as the scan line 10, so as to simplify the process. Where the scan lines 10 cross the connection lines 11 but no electrical connection is required, they may be routed, for example, by a bridge.
Fig. 7 is a schematic diagram illustrating a top view structure of another display panel according to an embodiment of the present invention, fig. 8 is a schematic diagram illustrating a cross-sectional structure of another display panel according to an embodiment of the present invention, referring to fig. 7 and fig. 8, the display panel further includes a dummy unit 60 located in the non-display area, and the dummy unit 60 includes the second pixel driving circuit 35. Each scanning line 10 of the shaped display area 111 is electrically connected to at least one dummy cell 60. The second pixel driving circuit 35 has the same structure as the first pixel driving circuit 33. In the embodiment of the present invention, on the basis of setting up compensation capacitor 40 in non-display area 120, still be provided with nominal unit 60 in non-display area 120, nominal unit 60 is connected with the scanning line 10 electricity of dysmorphism display area 111, has increased the load of scanning line 10 in dysmorphism display area 111, thereby has reduced the difference of the load of scanning line 10 in dysmorphism display area 111 and the load of scanning line 10 in non-dysmorphism display area 112, in order to realize that display panel shows evenly. In addition, the second pixel driving circuit 35 and the first pixel driving circuit 33 have the same structure, so the second pixel driving circuit 35 and the first pixel driving circuit 33 can be formed by the same material in the same process, and the process is saved.
Exemplarily, the second pixel driving circuit 35 may include a thin film transistor 31 and a storage capacitor 32. The organic light emitting structure 35 is not disposed in the non-display area 120. The thin film transistor 31 may include an active layer 311, a gate electrode 312, a source electrode 313, and a drain electrode 314. The storage capacitor 32 may include a first storage capacitor plate 321 and a second storage capacitor plate 322 that are stacked.
Alternatively, referring to fig. 7, the non-display area 120 includes a first area 121, a second area 122 and a third area 123, the first area 121 and the second area 122 are located on a side of the shaped display area 111 away from the non-shaped display area 112, and the third area 123 connects the first area 121 and the second area 122. The compensation capacitor 40 is located in the first area 121 and the second area 122, and the dummy cell 60 is located in the third area 123. In the embodiment of the present invention, the compensation capacitor 40 and the dummy unit 60 are disposed on one side of the display area 110, instead of disposing the compensation capacitor 40 or the dummy unit 60 in the non-display area 120 of the left and right frames of the display area 110, so as to reduce the left and right frames of the display panel. Since the third area 123 is located between the two shaped non-display areas 111 in the X direction, the area occupied by the third area 123 and the display area 110 together is close to a regular rectangle. The pixel unit 30 is arranged between the special-shaped non-display areas 111, the pixel unit 30 comprises the first pixel driving circuit 33, and the second pixel driving circuit 35 and the first pixel driving circuit 33 can have the same structure, so that the first pixel driving circuit 33 and the second pixel driving circuit 35 can be formed in a roughly regular rectangular area, and the process difficulty is reduced. And the first area 121 and the second area 122 are provided with the compensation capacitor 40. The first area 121, the second area 122 and the third area 123 are all provided with loads, which is beneficial to realizing load compensation of the scanning lines 10 in the special-shaped display area 111.
The embodiment of the utility model provides a display device is still provided. Fig. 9 is a schematic structural diagram of a display device according to an embodiment of the present invention, referring to fig. 9, the display device includes any one of the display panels 100 according to an embodiment of the present invention. The display device can be a mobile phone, a tablet computer, an intelligent wearable device and the like. It should be noted that the display panel 100 is illustrated by taking the groove as an example, but not limited thereto, in other embodiments, the display panel 100 may further have a drop-shaped slot, or the slot of the display panel 100 is located in the display area 110, for example. As long as there are at least two rows of scan lines 10 in the display area 110 connecting different numbers of pixel units 30, and there is a compensation capacitor 40 in the non-display area 120 for equalizing the load between the scan lines 10 connecting different numbers of pixel units 30, the embodiment of the present invention does not limit the slotting region, size and position of the display panel 100.
It should be noted that the foregoing is only a preferred embodiment of the present invention and the technical principles applied. It will be understood by those skilled in the art that the present invention is not limited to the particular embodiments described herein, but is capable of various obvious modifications, rearrangements, combinations and substitutions as will now become apparent to those skilled in the art without departing from the scope of the invention. Therefore, although the present invention has been described in greater detail with reference to the above embodiments, the present invention is not limited to the above embodiments, and may include other equivalent embodiments without departing from the scope of the present invention.
Claims (10)
1. A display panel is characterized in that the display panel comprises a display area and a non-display area, wherein the display area comprises a special-shaped display area and a non-special-shaped display area;
the display panel comprises a scanning line for providing scanning signals for each pixel unit of the display panel and a power line for providing positive power signals for each pixel unit of the display panel;
the number of the pixel units in each row in the special-shaped display area is smaller than that in the non-special-shaped display area;
in the non-display area, the display panel further comprises a plurality of compensation capacitors, and the compensation capacitors comprise a first polar plate and a second polar plate; each scanning line of the special-shaped display area is electrically connected with the first polar plate of at least one compensation capacitor; the second polar plate is electrically connected with the power line; the pixel unit comprises a first pixel driving circuit; the first polar plate or the second polar plate and the active layer of the first pixel driving circuit are arranged on the same layer and made of the same material.
2. The display panel according to claim 1, wherein the first electrode plate and any one electrode plate of the storage capacitor of the first pixel driving circuit are arranged in the same layer and made of the same material; the second polar plate and the active layer of the first pixel driving circuit are arranged on the same layer and made of the same material.
3. The display panel according to claim 2, wherein the compensation capacitor comprises a first sub-compensation capacitor and a second sub-compensation capacitor;
the first sub-compensation capacitor comprises a first polar plate and a second polar plate;
the second sub-compensation capacitor comprises a first polar plate and a third polar plate; the third polar plate and the power line are arranged on the same layer and made of the same material; the second pole plate and the third pole plate are electrically connected with the power line.
4. The display panel according to claim 3, wherein each scan line of the specially shaped display area is electrically connected to the first plate of at least one of the compensation capacitors through a bridge structure;
the bridge-spanning structure and the third polar plate are arranged on the same layer and are made of the same material.
5. The display panel according to claim 1, wherein the first plate and the active layer of the first pixel driving circuit are disposed in the same layer and made of the same material; the second polar plate and the power line are arranged on the same layer and made of the same material.
6. The display panel according to claim 1, wherein the non-display region includes a first region, a second region, and a third region, the first region and the second region being located on a side of the odd-shaped display region away from the non-odd-shaped display region, the third region connecting the first region and the second region;
the compensation capacitor is located in at least one of the first region, the second region, and the third region.
7. The display panel according to claim 1, wherein a plurality of the compensation capacitors electrically connected to the same scanning line are arranged in a row direction of the pixel unit.
8. The display panel according to claim 1, further comprising a dummy cell in the non-display area, the dummy cell including a second pixel driving circuit; each scanning line of the special-shaped display area is electrically connected with at least one dummy unit; the second pixel driving circuit has the same structure as the first pixel driving circuit.
9. The display panel according to claim 8, wherein the non-display region includes a first region, a second region, and a third region, the first region and the second region being located on a side of the odd-shaped display region away from the non-odd-shaped display region, the third region connecting the first region and the second region;
the compensation capacitor is located in the first area and the second area, and the dummy cell is located in the third area.
10. A display device characterized by comprising the display panel according to any one of claims 1 to 9.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201920969272.0U CN209843713U (en) | 2019-06-26 | 2019-06-26 | Display panel and display device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201920969272.0U CN209843713U (en) | 2019-06-26 | 2019-06-26 | Display panel and display device |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN209843713U true CN209843713U (en) | 2019-12-24 |
Family
ID=68899050
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201920969272.0U Active CN209843713U (en) | 2019-06-26 | 2019-06-26 | Display panel and display device |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN209843713U (en) |
Cited By (20)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111162107A (en) * | 2020-01-02 | 2020-05-15 | 京东方科技集团股份有限公司 | Array substrate, display panel and display device |
| CN111192909A (en) * | 2020-01-09 | 2020-05-22 | 武汉华星光电半导体显示技术有限公司 | Active matrix organic light emitting diode display panel |
| CN111477672A (en) * | 2020-05-20 | 2020-07-31 | 京东方科技集团股份有限公司 | Display substrate, preparation method thereof, display panel and display device |
| CN111489655A (en) * | 2020-04-21 | 2020-08-04 | 京东方科技集团股份有限公司 | Display panel and display device |
| CN111489646A (en) * | 2020-04-23 | 2020-08-04 | 京东方科技集团股份有限公司 | Compensation circuit, pixel driving circuit and display device |
| CN111509019A (en) * | 2020-04-29 | 2020-08-07 | 京东方科技集团股份有限公司 | Display substrate, manufacturing method thereof and display device |
| CN111769147A (en) * | 2020-06-28 | 2020-10-13 | 合肥维信诺科技有限公司 | Display panel and display device |
| CN112103300A (en) * | 2020-09-15 | 2020-12-18 | 江苏集萃有机光电技术研究所有限公司 | Silicon-based display panel and preparation method thereof |
| CN113077755A (en) * | 2020-01-06 | 2021-07-06 | 京东方科技集团股份有限公司 | Electroluminescent display panel, driving method thereof and display device |
| CN113554969A (en) * | 2021-07-16 | 2021-10-26 | 上海天马有机发光显示技术有限公司 | Display panel and display device |
| WO2021226879A1 (en) * | 2020-05-13 | 2021-11-18 | 京东方科技集团股份有限公司 | Display substrate and manufacturing method therefor, and display apparatus |
| CN113805393A (en) * | 2021-08-25 | 2021-12-17 | 武汉华星光电技术有限公司 | Display panel and electronic terminal |
| WO2022088980A1 (en) * | 2020-10-29 | 2022-05-05 | 京东方科技集团股份有限公司 | Display substrate and manufacturing method therefor, and display device |
| US11393890B2 (en) | 2020-01-09 | 2022-07-19 | Wuhan China Optoelectronics Semiconductor Display Technology Co., Ltd. | Active matrix organic light-emitting diode display panel with compensation capacitor |
| CN114973975A (en) * | 2021-02-18 | 2022-08-30 | 深圳市柔宇科技股份有限公司 | Display panel, display device and splicing method thereof |
| JP2023524324A (en) * | 2020-02-27 | 2023-06-12 | 京東方科技集團股▲ふん▼有限公司 | DISPLAY SUBSTRATE AND MANUFACTURING METHOD THEREOF, WIRING LOAD COMPENSATION METHOD |
| WO2024000471A1 (en) * | 2022-06-30 | 2024-01-04 | 京东方科技集团股份有限公司 | Display substrate and display apparatus |
| US11943981B2 (en) | 2020-11-09 | 2024-03-26 | Chengdu Boe Optoelectronics Technology Co., Ltd. | Display substrate and display apparatus |
| WO2024139772A1 (en) * | 2022-12-26 | 2024-07-04 | 京东方科技集团股份有限公司 | Display substrate and display apparatus |
| WO2024159568A1 (en) * | 2023-01-31 | 2024-08-08 | 武汉华星光电技术有限公司 | Display panel |
-
2019
- 2019-06-26 CN CN201920969272.0U patent/CN209843713U/en active Active
Cited By (33)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN111162107A (en) * | 2020-01-02 | 2020-05-15 | 京东方科技集团股份有限公司 | Array substrate, display panel and display device |
| CN113077755A (en) * | 2020-01-06 | 2021-07-06 | 京东方科技集团股份有限公司 | Electroluminescent display panel, driving method thereof and display device |
| CN111192909A (en) * | 2020-01-09 | 2020-05-22 | 武汉华星光电半导体显示技术有限公司 | Active matrix organic light emitting diode display panel |
| US11393890B2 (en) | 2020-01-09 | 2022-07-19 | Wuhan China Optoelectronics Semiconductor Display Technology Co., Ltd. | Active matrix organic light-emitting diode display panel with compensation capacitor |
| WO2021139003A1 (en) * | 2020-01-09 | 2021-07-15 | 武汉华星光电半导体显示技术有限公司 | Active matrix organic light-emitting diode display panel |
| JP7436515B2 (en) | 2020-02-27 | 2024-02-21 | 京東方科技集團股▲ふん▼有限公司 | Display substrate and its manufacturing method, wiring load compensation method |
| JP2023524324A (en) * | 2020-02-27 | 2023-06-12 | 京東方科技集團股▲ふん▼有限公司 | DISPLAY SUBSTRATE AND MANUFACTURING METHOD THEREOF, WIRING LOAD COMPENSATION METHOD |
| US11910670B2 (en) | 2020-02-27 | 2024-02-20 | Chengdu Boe Optoelectronics Technology Co., Ltd. | Display substrate and manufacturing method thereof, and compensating method for wire load |
| US12191320B2 (en) | 2020-04-21 | 2025-01-07 | Chengdu Boe Optoelectronics Technology Co., Ltd. | Display panel including load compensation units and display device |
| CN111489655A (en) * | 2020-04-21 | 2020-08-04 | 京东方科技集团股份有限公司 | Display panel and display device |
| CN111489646A (en) * | 2020-04-23 | 2020-08-04 | 京东方科技集团股份有限公司 | Compensation circuit, pixel driving circuit and display device |
| CN111509019A (en) * | 2020-04-29 | 2020-08-07 | 京东方科技集团股份有限公司 | Display substrate, manufacturing method thereof and display device |
| US11778863B2 (en) | 2020-04-29 | 2023-10-03 | Chengdu Boe Optoelectronics Technology Co., Ltd. | Display substrate, method for manufacturing display substrate, and display device |
| US12144212B2 (en) | 2020-05-13 | 2024-11-12 | Chengdu Boe Optoelectronics Technology Co., Ltd. | Display substrate with display region including opening and manufacturing method thereof, and display device |
| WO2021226879A1 (en) * | 2020-05-13 | 2021-11-18 | 京东方科技集团股份有限公司 | Display substrate and manufacturing method therefor, and display apparatus |
| EP4152401A4 (en) * | 2020-05-13 | 2023-08-02 | BOE Technology Group Co., Ltd. | DISPLAY SUBSTRATE AND METHOD FOR PRODUCTION THEREOF, AND DISPLAY DEVICE |
| CN111477672A (en) * | 2020-05-20 | 2020-07-31 | 京东方科技集团股份有限公司 | Display substrate, preparation method thereof, display panel and display device |
| CN111477672B (en) * | 2020-05-20 | 2022-12-09 | 京东方科技集团股份有限公司 | Display substrate, preparation method thereof, display panel and display device |
| CN111769147A (en) * | 2020-06-28 | 2020-10-13 | 合肥维信诺科技有限公司 | Display panel and display device |
| CN111769147B (en) * | 2020-06-28 | 2023-12-26 | 合肥维信诺科技有限公司 | Display panels and display devices |
| CN112103300A (en) * | 2020-09-15 | 2020-12-18 | 江苏集萃有机光电技术研究所有限公司 | Silicon-based display panel and preparation method thereof |
| CN112103300B (en) * | 2020-09-15 | 2023-09-05 | 江苏集萃有机光电技术研究所有限公司 | Silicon-based display panel and preparation method thereof |
| WO2022088980A1 (en) * | 2020-10-29 | 2022-05-05 | 京东方科技集团股份有限公司 | Display substrate and manufacturing method therefor, and display device |
| US11943981B2 (en) | 2020-11-09 | 2024-03-26 | Chengdu Boe Optoelectronics Technology Co., Ltd. | Display substrate and display apparatus |
| CN114973975A (en) * | 2021-02-18 | 2022-08-30 | 深圳市柔宇科技股份有限公司 | Display panel, display device and splicing method thereof |
| CN113554969B (en) * | 2021-07-16 | 2024-04-12 | 武汉天马微电子有限公司 | Display panel and display device |
| CN113554969A (en) * | 2021-07-16 | 2021-10-26 | 上海天马有机发光显示技术有限公司 | Display panel and display device |
| CN113805393A (en) * | 2021-08-25 | 2021-12-17 | 武汉华星光电技术有限公司 | Display panel and electronic terminal |
| US12072594B2 (en) | 2021-08-25 | 2024-08-27 | Wuhan China Star Optoelectronics Technology Co., Ltd. | Display panel and electrical terminal |
| WO2024000471A1 (en) * | 2022-06-30 | 2024-01-04 | 京东方科技集团股份有限公司 | Display substrate and display apparatus |
| US12217718B2 (en) * | 2022-06-30 | 2025-02-04 | Ordos Yuansheng Optoelectronics Co., Ltd. | Display substrate and display apparatus |
| WO2024139772A1 (en) * | 2022-12-26 | 2024-07-04 | 京东方科技集团股份有限公司 | Display substrate and display apparatus |
| WO2024159568A1 (en) * | 2023-01-31 | 2024-08-08 | 武汉华星光电技术有限公司 | Display panel |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN209843713U (en) | Display panel and display device | |
| CN114497151B (en) | Display panel | |
| CN108469697B (en) | Display panel and display device | |
| CN107742481B (en) | Special-shaped display panel and display device | |
| CN105759482B (en) | Touch display panel and touch display device | |
| CN108648615B (en) | Display panel | |
| CN112068371A (en) | Array substrate and display panel | |
| US10168593B2 (en) | Liquid crystal display panel having dual capacitors connected in parallel to shift register unit and array substrate thereof | |
| CN110690265A (en) | Display substrate, manufacturing method thereof and display device | |
| CN108630735B (en) | Drive substrate and display panel | |
| CN112748616A (en) | Array substrate, manufacturing method of array substrate, display panel and display device | |
| CN100529852C (en) | Liquid crystal display panel | |
| CN111430373A (en) | Array substrate, display panel and display device | |
| CN114613822A (en) | Display panels and display devices | |
| CN104950540A (en) | Array substrate and manufacturing method thereof, and display device | |
| US20230154427A1 (en) | Array substrate and display device | |
| CN111474790A (en) | Array substrate and liquid crystal display panel | |
| CN108281429A (en) | Display panel and display device | |
| CN113871419A (en) | Display substrate and display device | |
| CN112987971B (en) | Touch display substrate, touch display panel and touch display device | |
| WO2024221771A1 (en) | Array substrate and touch display panel | |
| CN216389369U (en) | Display panel and display device | |
| CN113451358A (en) | Display panel and display device | |
| US11822200B2 (en) | Thin film transistor array substrate and touch display panel | |
| CN111834424B (en) | Display panel, display screen and electronic equipment |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| GR01 | Patent grant | ||
| GR01 | Patent grant |