CN207819862U - A Broadband Amplifier with Adjustable Gain Powered by Single Supply - Google Patents
A Broadband Amplifier with Adjustable Gain Powered by Single Supply Download PDFInfo
- Publication number
- CN207819862U CN207819862U CN201721610273.3U CN201721610273U CN207819862U CN 207819862 U CN207819862 U CN 207819862U CN 201721610273 U CN201721610273 U CN 201721610273U CN 207819862 U CN207819862 U CN 207819862U
- Authority
- CN
- China
- Prior art keywords
- capacitor
- port
- resistor
- chip
- interface
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 239000003990 capacitor Substances 0.000 claims description 185
- 239000002184 metal Substances 0.000 claims description 18
- 230000002093 peripheral effect Effects 0.000 claims description 18
- 101710180456 CD-NTase-associated protein 4 Proteins 0.000 claims description 10
- 101150014715 CAP2 gene Proteins 0.000 claims description 7
- 101100260872 Mus musculus Tmprss4 gene Proteins 0.000 claims description 7
- 241000406799 Deto Species 0.000 claims description 6
- 101150077194 CAP1 gene Proteins 0.000 claims description 4
- 101100245221 Mus musculus Prss8 gene Proteins 0.000 claims description 4
- 102100036601 Aggrecan core protein Human genes 0.000 claims description 3
- 108091006419 SLC25A12 Proteins 0.000 claims description 3
- 108091006418 SLC25A13 Proteins 0.000 claims description 3
- 238000013461 design Methods 0.000 abstract description 8
- 238000010586 diagram Methods 0.000 description 8
- 230000003321 amplification Effects 0.000 description 7
- 238000003199 nucleic acid amplification method Methods 0.000 description 7
- 230000009977 dual effect Effects 0.000 description 4
- 238000004891 communication Methods 0.000 description 3
- 238000001914 filtration Methods 0.000 description 2
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 230000001143 conditioned effect Effects 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 102220298895 rs1025502215 Human genes 0.000 description 1
- 102220038805 rs112588837 Human genes 0.000 description 1
- 102220330655 rs1302428933 Human genes 0.000 description 1
- 102220279556 rs1305090923 Human genes 0.000 description 1
- 102220328798 rs138484229 Human genes 0.000 description 1
- 102220300875 rs1554026816 Human genes 0.000 description 1
- 102220279244 rs1555053901 Human genes 0.000 description 1
- 102220012869 rs35689081 Human genes 0.000 description 1
- 102220112179 rs3743602 Human genes 0.000 description 1
- 102220012898 rs397516346 Human genes 0.000 description 1
- 102220329137 rs577853522 Human genes 0.000 description 1
- 102220038387 rs587780404 Human genes 0.000 description 1
- 102220055684 rs727504015 Human genes 0.000 description 1
- 102220212642 rs747431847 Human genes 0.000 description 1
- 102220207670 rs748889500 Human genes 0.000 description 1
- 102220274517 rs774973059 Human genes 0.000 description 1
- 102220094030 rs778803692 Human genes 0.000 description 1
- 102220058910 rs786201402 Human genes 0.000 description 1
- 102220042526 rs8076787 Human genes 0.000 description 1
- 102220102088 rs878853592 Human genes 0.000 description 1
- 102220037530 rs9827878 Human genes 0.000 description 1
- 238000012360 testing method Methods 0.000 description 1
Landscapes
- Amplifiers (AREA)
Abstract
Description
技术领域technical field
本实用新型涉及一种单电源供电的增益可调的宽带放大器,属于电子通讯与信息工程技术领域。The utility model relates to a gain-adjustable broadband amplifier powered by a single power supply, which belongs to the technical field of electronic communication and information engineering.
背景技术Background technique
放大器的主要功能是把输入信号的电压或功率放大,主要由晶体管、集成运放、电源组成。它在仪器仪表、通讯、雷达、自动控制、家电等领域有着广泛的应用。The main function of the amplifier is to amplify the voltage or power of the input signal, and it is mainly composed of a transistor, an integrated operational amplifier, and a power supply. It has a wide range of applications in instrumentation, communication, radar, automatic control, home appliances and other fields.
带宽是指运放电路可以给出规定输出幅度的最高频率。放大器的上限工作频率与下限工作频率之比甚大于 1的放大电路称为宽带放大器。宽带放大器除了在微波、通信领域有广泛的应用外,在仪器仪表中也有着重要的地位。如示波器、信号源等通用的电子仪器以及生物医疗仪器中,都需要将某些信号进行调理放大。这些信号的频率范围较宽,从直流信号到几十MHz的交流信号。普通运放的带宽常常难以满足要求。Bandwidth refers to the highest frequency at which an op amp circuit can give a specified output amplitude. An amplifying circuit whose ratio of the upper limit operating frequency to the lower limit operating frequency of the amplifier is greater than 1 is called a broadband amplifier. In addition to being widely used in microwave and communication fields, broadband amplifiers also play an important role in instrumentation. For general electronic instruments such as oscilloscopes and signal sources, as well as biomedical instruments, certain signals need to be conditioned and amplified. These signals have a wide frequency range, from DC signals to AC signals of tens of MHz. The bandwidth of ordinary operational amplifiers is often difficult to meet the requirements.
放大器的增益即放大倍数是指输出信号与输入信号的电压幅度或功率的比值。增益的大小直接表明了放大器的放大能力。常见的集成运放在外接电阻不变的情况下,其增益是固定不变的。但仪器仪表中,经常需要根据输入信号的大小来调节增益,输入信号较小时,需要将增益调大;而输入信号较大时,可将增益适当调小,使输出信号稳定。故增益在较大范围内可调的放大器有着重要的应用价值。The gain of the amplifier refers to the ratio of the voltage amplitude or power of the output signal to the input signal. The size of the gain directly indicates the amplification capability of the amplifier. Common integrated op amps have a constant gain when the external resistance is constant. However, in instruments and meters, it is often necessary to adjust the gain according to the size of the input signal. When the input signal is small, the gain needs to be increased; when the input signal is large, the gain can be adjusted appropriately to stabilize the output signal. Therefore, the amplifier whose gain is adjustable in a wide range has important application value.
随着物联网技术的发展,便携式仪器越来越多。而在便推式仪器中常采用电池供电。电池只能提供单一的正电压。而仪器中的放大电路常采用正负双电源供电,通常需要DC-DC电源芯片将正电源转换为负电源后再给放大器提供工作电压。DC-DC的转换效率一般不高,这就影响整个系统的功耗。With the development of Internet of Things technology, there are more and more portable instruments. In the push-type instrument, batteries are often used for power supply. Batteries can only provide a single positive voltage. The amplifier circuit in the instrument is often powered by positive and negative dual power supplies, and usually requires a DC-DC power supply chip to convert the positive power supply into a negative power supply and then provide the amplifier with operating voltage. The conversion efficiency of DC-DC is generally not high, which affects the power consumption of the entire system.
常见的增益可调的放大器多采用正负双电源供电,如AD603、VCA821、VCA810等增益可调放大器只能在正负双电源的情况下工作。而自动气象站、自动气象站信号模拟器等便携式仪器多采用电池供电。电池只能提供正电源。因此,设计一个单电源供电、增益可调的宽带放大器十分必要。Common gain-adjustable amplifiers are often powered by positive and negative dual power supplies, such as AD603, VCA821, VCA810 and other gain-adjustable amplifiers can only work in the case of positive and negative dual power supplies. Portable instruments such as automatic weather stations and automatic weather station signal simulators are mostly powered by batteries. Batteries can only provide positive power. Therefore, it is very necessary to design a wideband amplifier with single power supply and adjustable gain.
实用新型内容Utility model content
本实用新型所要解决的技术问题是克服现有技术的缺陷,提供一种单电源供电的增益可调的宽带放大器。The technical problem to be solved by the utility model is to overcome the defects of the prior art and provide a gain-adjustable broadband amplifier powered by a single power supply.
为达到上述目的,本实用新型提供一种单电源供电的增益可调的宽带放大器,包括前级固定放大电路、增益可调电路、七阶LC无源滤波电路和衰减电路,所述前级固定放大电路的输入端连接输入信号,所述前级固定放大电路的输出端连接所述增益可调电路的输入端,所述增益可调电路的输出端连接所述七阶LC无源滤波电路的输入端,所述七阶LC无源滤波电路的输出端连接所述衰减电路的输入端。In order to achieve the above object, the utility model provides a gain-adjustable broadband amplifier powered by a single power supply, which includes a fixed front-stage amplifier circuit, an adjustable gain circuit, a seventh-order LC passive filter circuit and an attenuation circuit. The input end of the amplifying circuit is connected to the input signal, the output end of the pre-stage fixed amplifying circuit is connected to the input end of the gain adjustable circuit, and the output end of the gain adjustable circuit is connected to the seventh-order LC passive filter circuit. The input end, the output end of the seventh-order LC passive filter circuit is connected to the input end of the attenuation circuit.
优先地,所述前级固定放大电路包括P1接口、P2接口、电阻R1、电阻R2、电阻R3、电阻R4、电阻R5、电阻R7、电阻R8、OPA690芯片、电容C1,OPA690芯片的-IN端口串联电阻R2后接地,OPA690芯片的+IN端口依次串联电阻R5、电容C1、电阻R7后接地,输入信号通过P2接口的中心节点连接电容C1和电阻R7之间的节点,P2接口的外围金属接地,电阻R5、电容C1之间的节点串联电阻R8后接地;OPA690芯片的-Vs端口接地,OPA690芯片的+Vs端口接VCC,OPA690芯片的VOUT端口串联电阻R1后连接OPA690芯片的-IN端口,OPA690芯片的VOUT端口串联电阻R3、电阻R4和P1接口的中心节点,P1接口的外围金属接地。Preferably, the pre-stage fixed amplifier circuit includes a P1 interface, a P2 interface, a resistor R1, a resistor R2, a resistor R3, a resistor R4, a resistor R5, a resistor R7, a resistor R8, an OPA690 chip, a capacitor C1, and the -IN port of the OPA690 chip Connect the resistor R2 in series with the ground, and the +IN port of the OPA690 chip is grounded in series with the resistor R5, capacitor C1, and resistor R7 in sequence. The input signal is connected to the node between the capacitor C1 and the resistor R7 through the central node of the P2 interface, and the peripheral metal of the P2 interface is grounded. , the node between resistor R5 and capacitor C1 is connected in series with resistor R8 and grounded; the -Vs port of OPA690 chip is grounded, the +Vs port of OPA690 chip is connected to VCC, and the VOUT port of OPA690 chip is connected in series with resistor R1 to -IN port of OPA690 chip. The VOUT port of the OPA690 chip is connected in series with resistors R3, R4 and the central node of the P1 interface, and the peripheral metal of the P1 interface is grounded.
优先地,所述增益可调电路包括P6接口、电阻R18、电阻R16、AD8367芯片,所述AD8367芯片的INPT端口串联电阻R16后连接P6接口的中心节点,P6接口的外围金属接地,电阻R16、P6接口之间的节点串联电阻R18后接地,P6接口连接P1接口。Preferably, the adjustable gain circuit includes a P6 interface, a resistor R18, a resistor R16, and an AD8367 chip. The INPT port of the AD8367 chip is connected to the central node of the P6 interface after the INPT port is connected in series with the resistor R16. The peripheral metal of the P6 interface is grounded, and the resistors R16, The nodes between the P6 interfaces are connected in series with the resistor R18 and grounded, and the P6 interface is connected to the P1 interface.
优先地,所述增益可调电路包括滑动电阻R10、电感线圈L1、P5排针、电容C11、电容C21、电阻R21,所述AD8367芯片的GAIN端口连接P5排针的2端口,所述AD8367芯片的DETO端口串联电容C11后连接P5排针的2端口,所述AD8367芯片的DETO端口串联电容C21后接地,所述AD8367芯片的两个ICOM端口均接地,P5排针的1端口串联滑动电阻R10、电阻R21接VCC,滑动电阻R10的滑动端接地。Preferably, the adjustable gain circuit includes a sliding resistor R10, an inductance coil L1, a P5 pin header, a capacitor C11, a capacitor C21, and a resistor R21. The GAIN port of the AD8367 chip is connected to the 2 ports of the P5 pin header, and the AD8367 chip The DETO port of the AD8367 chip is grounded after connecting the capacitor C11 in series with the capacitor C11, the DETO port of the AD8367 chip is connected in series with the capacitor C21, the two ICOM ports of the AD8367 chip are both grounded, and the 1 port of the P5 pin header is connected in series with the sliding resistor R10 , The resistor R21 is connected to VCC, and the sliding end of the sliding resistor R10 is grounded.
优先地,所述增益可调电路包括电阻R11、电容C20、电容C18、电容C14、电阻R17、电阻R15、电容C19、电阻R19、电容C16、P4排针、电阻R13、电阻R14、电容C17、P7排针、电容C12、电容C13、电容CD1、电感线圈L2和P3排针,所述AD8367芯片的MODE端口串联电阻R11、电阻R13后连接所述AD8367芯片的VPSI端口,电阻R11、电阻R13之间的节点串联电容C14后接地,电阻R11、电阻R13之间的节点连接VCC,所述AD8367芯片的VPSI端口串联电容C16后接地,所述AD8367芯片的VPSO端口串联电阻R14后接VCC,所述AD8367芯片的VPSO端口串联电容C17后接地;VCC串联电容C12后接地,电容C13、电容CD1均分别并联在电容C12两端,VCC连接电感线圈L2后连接P3排针的1端口,P3排针的1端口连接P3排针的2端口。Preferably, the gain adjustable circuit includes resistor R11, capacitor C20, capacitor C18, capacitor C14, resistor R17, resistor R15, capacitor C19, resistor R19, capacitor C16, P4 pin header, resistor R13, resistor R14, capacitor C17, P7 pin row, capacitor C12, capacitor C13, capacitor CD1, inductance coil L2 and P3 pin row, the MODE port of the AD8367 chip is connected in series with the resistor R11 and resistor R13 to the VPSI port of the AD8367 chip, between the resistor R11 and the resistor R13 The node between the nodes is connected in series with the capacitor C14 to ground, the node between the resistor R11 and the resistor R13 is connected to VCC, the VPSI port of the AD8367 chip is connected to the ground after the capacitor C16 is connected in series, and the VPSO port of the AD8367 chip is connected in series with the resistor R14 to VCC. The VPSO port of the AD8367 chip is connected in series with capacitor C17 and then grounded; VCC is connected in series with capacitor C12 and then grounded. Capacitor C13 and capacitor CD1 are respectively connected in parallel at both ends of capacitor C12. Port 1 is connected to port 2 of the P3 pin header.
优先地,所述七阶LC无源滤波电路包括IN1接口、OUT1接口、电阻R31、电容Cap1、电容Cap2、电容Cap3、电容Cap4、电容C31、电容C36、电容C37、电感线圈L3、电感线圈L4、电感线圈L5、电感线圈L6、电感线圈L7、电感线圈L8、电感线圈L9、电阻R32,IN1接口的中心节点依次串联电阻R31、电感线圈L7、电感线圈L3、电感线圈L8、电感线圈L4、电感线圈L9、电感线圈L6、OUT1接口的中心节点,IN1接口的外围金属、OUT1接口的外围金属接地,电感线圈L6和OUT1接口的中心节点之间的节点串联电容Cap4后接地,电阻R32并联在电容Cap4两端,电容C31并联在电感线圈L7和电感线圈L3两端,电容C36并联在电感线圈L8和电感线圈L4两端,电容C37并联在电感线圈L9和电感线圈L6两端,电感线圈L8和电感线圈L3之间的节点串联电容Cap2后接地,电感线圈L9和电感线圈L4之间的节点串联电容Cap3后接地,P7接口连接IN1接口。Preferably, the seventh-order LC passive filter circuit includes IN1 interface, OUT1 interface, resistor R31, capacitor Cap1, capacitor Cap2, capacitor Cap3, capacitor Cap4, capacitor C31, capacitor C36, capacitor C37, inductance coil L3, inductance coil L4 , inductance coil L5, inductance coil L6, inductance coil L7, inductance coil L8, inductance coil L9, resistor R32, the central node of the IN1 interface is connected in series with resistor R31, inductance coil L7, inductance coil L3, inductance coil L8, inductance coil L4, The inductance coil L9, the inductance coil L6, the central node of the OUT1 interface, the peripheral metal of the IN1 interface, and the peripheral metal of the OUT1 interface are grounded, the node between the inductance coil L6 and the central node of the OUT1 interface is connected in series with the capacitor Cap4 and grounded, and the resistor R32 is connected in parallel Both ends of capacitor Cap4, capacitor C31 are connected in parallel at both ends of inductance coil L7 and inductance coil L3, capacitor C36 is connected in parallel at both ends of inductance coil L8 and inductance coil L4, capacitor C37 is connected in parallel at both ends of inductance coil L9 and inductance coil L6, and inductance coil L8 The node between the inductance coil L3 and the inductance coil L3 is connected in series with the capacitor Cap2 and then grounded, the node between the inductance coil L9 and the inductance coil L4 is connected in series with the capacitor Cap3 and then grounded, and the P7 interface is connected to the IN1 interface.
优先地,所述衰减电路包括IN2接口、电容C0、HMC470芯片、电容C9、电容C8、电容C7,IN2接口的中心节点串联电容C0后连接HMC470芯片的RF1端口,IN2接口的外围金属接地,HMC470芯片的VDD端口连接+5V,HMC470芯片的VDD端口串联电容C7后接地,电容C8、电容C9分别并联在电容C7两端,OUT1接口连接IN2接口。Preferably, the attenuation circuit includes an IN2 interface, a capacitor C0, an HMC470 chip, a capacitor C9, a capacitor C8, and a capacitor C7. The central node of the IN2 interface is connected in series with the capacitor C0 to the RF1 port of the HMC470 chip. The peripheral metal of the IN2 interface is grounded, and the HMC470 The VDD port of the chip is connected to +5V, the VDD port of the HMC470 chip is connected in series with the capacitor C7 and grounded, the capacitor C8 and the capacitor C9 are respectively connected in parallel at both ends of the capacitor C7, and the OUT1 interface is connected to the IN2 interface.
优先地,所述衰减电路包括P8拨码开关、上拉排阻、电容C36、电容C37、电容C34、电容C35,P8拨码开关的2端口、4端口、6端口、8端口和10端口分别连接上拉排阻左端,上拉排阻的右端均连接+5V;P8拨码开关的10端口连接HMC470芯片的V1端口,P8拨码开关的8端口连接HMC470芯片的V2端口,P8拨码开关的6端口连接HMC470芯片的V3端口,P8拨码开关的4端口连接HMC470芯片的V4端口,P8拨码开关的2端口连接HMC470芯片的V5端口,HMC470芯片的NC端口接地;HMC470芯片的AGC6端口串联电容C35后接地,HMC470芯片的GND端口接地,HMC470芯片的AGC5端口串联电容C34后接地,HMC470芯片的AGC4端口串联电容C37后接地,HMC470芯片的AGC3端口串联电容C36后接地,HMC470芯片的AGC2端口、HMC470芯片的AGC1端口连接HMC470芯片的AGC3端口。Preferably, the attenuation circuit includes a P8 DIP switch, a pull-up resistor, a capacitor C36, a capacitor C37, a capacitor C34, and a capacitor C35, and the 2 ports, 4 ports, 6 ports, 8 ports and 10 ports of the P8 DIP switch are respectively Connect the left end of the pull-up resistor, the right end of the pull-up resistor is connected to +5V; the 10 port of the P8 DIP switch is connected to the V1 port of the HMC470 chip, the 8 port of the P8 DIP switch is connected to the V2 port of the HMC470 chip, and the P8 DIP switch The 6 ports of the P8 DIP switch are connected to the V3 port of the HMC470 chip, the 4 ports of the P8 DIP switch are connected to the V4 port of the HMC470 chip, the 2 ports of the P8 DIP switch are connected to the V5 port of the HMC470 chip, the NC port of the HMC470 chip is grounded; the AGC6 port of the HMC470 chip After the series capacitor C35 is grounded, the GND port of the HMC470 chip is grounded, the AGC5 port of the HMC470 chip is grounded after the series capacitor C34, the AGC4 port of the HMC470 chip is grounded after the series capacitor C37, the AGC3 port of the HMC470 chip is grounded after the series capacitor C36, and the AGC2 of the HMC470 chip Port, the AGC1 port of the HMC470 chip is connected to the AGC3 port of the HMC470 chip.
优先地,所述衰减电路包括电容C6、OUT2接口,HMC470芯片的RF2端口串联电容C6、OUT2后接地。Preferably, the attenuation circuit includes a capacitor C6 and an OUT2 interface, and the RF2 port of the HMC470 chip is connected in series with the capacitor C6 and OUT2 and grounded.
优先地,VCC为+5V供电。Preferably, VCC is powered by +5V.
本实用新型所达到的有益效果:The beneficial effects achieved by the utility model:
本实用新型以高速运放OPA690、高性能可变增益放大器AD8367、衰减器HMC470作为主要芯片,保证了在1M-40M通带内的平坦度,实现了1M和40M的-3dB衰减。其中OPA690作为整个放大器的前级固定增益电路,AD8367作为中间级,实现增益可调,HMC470作为射频衰减器,以调节整个电路的增益。所有芯片均为单电源供电。可实现1MHz-40MHz带宽,0~40dB增益可调。本实用新型以单电源、宽带宽、高增益的设计原则,选用单电源供电、宽带宽、低噪声的高性能芯片,只需要+5V的单一工作电源,对电源要求低,可减小电子系统中电源设计的工作量,避免使用DC-DC芯片得到正负电源时存在效率较低的问题。综合应用了电容去耦、滤波等抗干扰措施以减少放大器噪声并抑制高频自激。整个系统结构简单,性能优越。The utility model uses high-speed operational amplifier OPA690, high-performance variable gain amplifier AD8367, and attenuator HMC470 as the main chips, which ensures the flatness in the 1M-40M passband and realizes the -3dB attenuation of 1M and 40M. Among them, OPA690 is used as the pre-stage fixed gain circuit of the entire amplifier, AD8367 is used as an intermediate stage to realize adjustable gain, and HMC470 is used as a radio frequency attenuator to adjust the gain of the entire circuit. All chips operate from a single supply. Can realize 1MHz-40MHz bandwidth, 0~40dB gain adjustable. Based on the design principles of single power supply, wide bandwidth and high gain, the utility model selects high-performance chips with single power supply, wide bandwidth and low noise, and only needs a single working power supply of +5V. The workload of medium power supply design avoids the problem of low efficiency when using DC-DC chips to obtain positive and negative power supplies. Anti-interference measures such as capacitive decoupling and filtering are comprehensively applied to reduce amplifier noise and suppress high-frequency self-excitation. The whole system has simple structure and superior performance.
附图说明Description of drawings
图1是本实用新型的原理框图;Fig. 1 is a block diagram of the utility model;
图2是本实用新型中OPA690固定增益电路的电路图;Fig. 2 is the circuit diagram of OPA690 fixed gain circuit among the utility model;
图3是本实用新型中AD8367增益可调电路的电路图;Fig. 3 is the circuit diagram of AD8367 gain adjustable circuit in the utility model;
图4是本实用新型中7阶LC无源带通滤波器电路的电路图;Fig. 4 is the circuit diagram of 7 order LC passive band-pass filter circuits in the utility model;
图5是本实用新型中HMC470衰减器电路的电路图;Fig. 5 is the circuit diagram of HMC470 attenuator circuit in the utility model;
图6是本实用新型中的幅频响应图。Fig. 6 is the magnitude-frequency response diagram in the utility model.
具体实施方式Detailed ways
下面结合附图对本实用新型作进一步描述,以下实施例仅用于更加清楚地说明本实用新型的技术方案,而不能以此来限制本实用新型的保护范围。The utility model will be further described below in conjunction with the accompanying drawings. The following examples are only used to illustrate the technical solution of the utility model more clearly, but not to limit the protection scope of the utility model.
一种单电源供电的增益可调的宽带放大器,包括前级固定放大电路、增益可调电路、七阶LC无源滤波电路和衰减电路,所述前级固定放大电路的输入端连接输入信号,所述前级固定放大电路的输出端连接所述增益可调电路的输入端,所述增益可调电路的输出端连接所述七阶LC无源滤波电路的输入端,所述七阶LC无源滤波电路的输出端连接所述衰减电路的输入端。A gain-adjustable broadband amplifier powered by a single power supply, comprising a pre-stage fixed amplifying circuit, a gain-adjustable circuit, a seventh-order LC passive filter circuit and an attenuation circuit, the input end of the pre-stage fixed amplifying circuit is connected to an input signal, The output end of the pre-stage fixed amplifier circuit is connected to the input end of the gain adjustable circuit, and the output end of the gain adjustable circuit is connected to the input end of the seventh-order LC passive filter circuit, and the seventh-order LC passive filter circuit is connected to the input end of the seventh-order LC passive filter circuit. The output end of the source filter circuit is connected to the input end of the attenuation circuit.
进一步地,所述前级固定放大电路包括P1接口、P2接口、电阻R1、电阻R2、电阻R3、电阻R4、电阻R5、电阻R7、电阻R8、OPA690芯片、电容C1,OPA690芯片的-IN端口串联电阻R2后接地,OPA690芯片的+IN端口依次串联电阻R5、电容C1、电阻R7后接地,输入信号通过P2接口的中心节点连接电容C1和电阻R7之间的节点,P2接口的外围金属接地,电阻R5、电容C1之间的节点串联电阻R8后接地;OPA690芯片的-Vs端口接地,OPA690芯片的+Vs端口接VCC,OPA690芯片的VOUT端口串联电阻R1后连接OPA690芯片的-IN端口,OPA690芯片的VOUT端口串联电阻R3、电阻R4和P1接口的中心节点,P1接口的外围金属接地。Further, the pre-stage fixed amplifier circuit includes a P1 interface, a P2 interface, a resistor R1, a resistor R2, a resistor R3, a resistor R4, a resistor R5, a resistor R7, a resistor R8, an OPA690 chip, a capacitor C1, and the -IN port of the OPA690 chip Connect the resistor R2 in series with the ground, and the +IN port of the OPA690 chip is grounded in series with the resistor R5, capacitor C1, and resistor R7 in sequence. The input signal is connected to the node between the capacitor C1 and the resistor R7 through the central node of the P2 interface, and the peripheral metal of the P2 interface is grounded. , the node between resistor R5 and capacitor C1 is connected in series with resistor R8 and then grounded; the -Vs port of OPA690 chip is grounded, the +Vs port of OPA690 chip is connected to VCC, and the VOUT port of OPA690 chip is connected in series with resistor R1 to the -IN port of OPA690 chip. The VOUT port of the OPA690 chip is connected in series with resistors R3, R4 and the central node of the P1 interface, and the peripheral metal of the P1 interface is grounded.
电阻R1=电阻R2=402欧姆,电阻R3=100欧姆,电阻R4=0欧姆,电阻R5=0欧姆,电阻R7=59欧姆=电阻R8,电容C1=0.01uF。Resistor R1=resistor R2=402 ohms, resistor R3=100 ohms, resistor R4=0 ohms, resistor R5=0 ohms, resistor R7=59 ohms=resistor R8, capacitor C1=0.01uF.
进一步地,所述增益可调电路包括P6接口、电阻R18、电阻R16、AD8367芯片,所述AD8367芯片的INPT端口串联电阻R16后连接P6接口的中心节点,P6接口的外围金属接地,电阻R16、P6接口之间的节点串联电阻R18后接地,P6接口连接P1接口。Further, the adjustable gain circuit includes a P6 interface, a resistor R18, a resistor R16, and an AD8367 chip. The INPT port of the AD8367 chip is connected to the central node of the P6 interface after the INPT port is connected in series with the resistor R16. The peripheral metal of the P6 interface is grounded, and the resistors R16, The nodes between the P6 interfaces are connected in series with the resistor R18 and grounded, and the P6 interface is connected to the P1 interface.
电阻R18=57.6欧姆,电阻R16=174欧姆。Resistor R18=57.6 ohms, resistor R16=174 ohms.
进一步地,所述增益可调电路包括滑动电阻R10、电感线圈L1、P5排针、电容C11、电容C21、电阻R21,所述AD8367芯片的GAIN端口连接P5排针的2端口,所述AD8367芯片的DETO端口串联电容C11后连接P5排针的2端口,所述AD8367芯片的DETO端口串联电容C21后接地,所述AD8367芯片的两个ICOM端口均接地,P5排针的1端口串联滑动电阻R10、电阻R21接VCC,滑动电阻R10的滑动端接地。Further, the gain adjustable circuit includes a sliding resistor R10, an inductance coil L1, a P5 pin header, a capacitor C11, a capacitor C21, and a resistor R21. The GAIN port of the AD8367 chip is connected to the 2 ports of the P5 pin header, and the AD8367 chip The DETO port of the AD8367 chip is grounded after connecting the capacitor C11 in series with the capacitor C11, the DETO port of the AD8367 chip is connected in series with the capacitor C21, the two ICOM ports of the AD8367 chip are both grounded, and the 1 port of the P5 pin header is connected in series with the sliding resistor R10 , The resistor R21 is connected to VCC, and the sliding end of the sliding resistor R10 is grounded.
滑动电阻R10最大值为5000欧姆,电容C11=104uF,电容C21=0.1uF、电阻R21=5000欧姆。The maximum value of the sliding resistance R10 is 5000 ohms, the capacitor C11=104uF, the capacitor C21=0.1uF, and the resistor R21=5000 ohms.
P5、P3、P4均为引出的排针,P5排针1、2通过跳线帽相连,改变滑动变阻器R10来改变放大器增益,排针P3为5V电源接入口。排针P2中2为地线接口,排针P2中1断开不用。P5, P3, and P4 are pin headers. P5 pin headers 1 and 2 are connected through a jumper cap. Change the sliding rheostat R10 to change the amplifier gain. Pin header P3 is the 5V power inlet. 2 in the pin header P2 is the ground wire interface, and 1 in the pin header P2 is disconnected and not used.
进一步地,所述增益可调电路包括电阻R11、电容C20、电容C18、电容C14、电阻R17、电阻R15、电容C19、电阻R19、电容C16、P4排针、电阻R13、电阻R14、电容C17、P7排针、电容C12、电容C13、电容CD1、电感线圈L2和P3排针,所述AD8367芯片的MODE端口串联电阻R11、电阻R13后连接所述AD8367芯片的VPSI端口,电阻R11、电阻R13之间的节点串联电容C14后接地,电阻R11、电阻R13之间的节点连接VCC,所述AD8367芯片的VPSI端口串联电容C16后接地,所述AD8367芯片的VPSO端口串联电阻R14后接VCC,所述AD8367芯片的VPSO端口串联电容C17后接地;VCC串联电容C12后接地,电容C13、电容CD1均分别并联在电容C12两端,VCC连接电感线圈L2后连接P3排针的1端口,P3排针的1端口连接P3排针的2端口。Further, the gain adjustable circuit includes resistor R11, capacitor C20, capacitor C18, capacitor C14, resistor R17, resistor R15, capacitor C19, resistor R19, capacitor C16, P4 pin header, resistor R13, resistor R14, capacitor C17, P7 pin row, capacitor C12, capacitor C13, capacitor CD1, inductance coil L2 and P3 pin row, the MODE port of the AD8367 chip is connected in series with the resistor R11 and resistor R13 to the VPSI port of the AD8367 chip, between the resistor R11 and the resistor R13 The node between the nodes is connected in series with the capacitor C14 to ground, the node between the resistor R11 and the resistor R13 is connected to VCC, the VPSI port of the AD8367 chip is connected to the ground after the capacitor C16 is connected in series, and the VPSO port of the AD8367 chip is connected in series with the resistor R14 to VCC. The VPSO port of the AD8367 chip is connected in series with capacitor C17 and then grounded; VCC is connected in series with capacitor C12 and then grounded. Capacitor C13 and capacitor CD1 are respectively connected in parallel at both ends of capacitor C12. Port 1 is connected to port 2 of the P3 pin header.
电阻R11=10KΩ、电容C20=10nF、电容C18=10uF、电容C14=1uF、电阻R17、电阻R15=100Ω、电容C19=0.1uF=电容C17、电阻R19=57.6Ω、电容C16=0.1uF,电阻R13=4.7Ω=电阻R14,电容C12=101uF、电容C13=104uF、电容CD1=10uF。Resistor R11=10KΩ, capacitor C20=10nF, capacitor C18=10uF, capacitor C14=1uF, resistor R17, resistor R15=100Ω, capacitor C19=0.1uF=capacitor C17, resistor R19=57.6Ω, capacitor C16=0.1uF, resistor R13=4.7Ω=resistor R14, capacitor C12=101uF, capacitor C13=104uF, capacitor CD1=10uF.
进一步地,所述七阶LC无源滤波电路包括IN1接口、OUT1接口、电阻R31、电容Cap1、电容Cap2、电容Cap3、电容Cap4、电容C31、电容C36、电容C37、电感线圈L3、电感线圈L4、电感线圈L5、电感线圈L6、电感线圈L7、电感线圈L8、电感线圈L9、电阻R32,IN1接口的中心节点依次串联电阻R31、电感线圈L7、电感线圈L3、电感线圈L8、电感线圈L4、电感线圈L9、电感线圈L6、OUT1接口的中心节点,IN1接口的外围金属、OUT1接口的外围金属接地,电感线圈L6和OUT1接口的中心节点之间的节点串联电容Cap4后接地,电阻R32并联在电容Cap4两端,电容C31并联在电感线圈L7和电感线圈L3两端,电容C36并联在电感线圈L8和电感线圈L4两端,电容C37并联在电感线圈L9和电感线圈L6两端,电感线圈L8和电感线圈L3之间的节点串联电容Cap2后接地,电感线圈L9和电感线圈L4之间的节点串联电容Cap3后接地,P7接口连接IN1接口。Further, the seventh-order LC passive filter circuit includes IN1 interface, OUT1 interface, resistor R31, capacitor Cap1, capacitor Cap2, capacitor Cap3, capacitor Cap4, capacitor C31, capacitor C36, capacitor C37, inductance coil L3, inductance coil L4 , inductance coil L5, inductance coil L6, inductance coil L7, inductance coil L8, inductance coil L9, resistor R32, the central node of the IN1 interface is connected in series with resistor R31, inductance coil L7, inductance coil L3, inductance coil L8, inductance coil L4, The inductance coil L9, the inductance coil L6, the central node of the OUT1 interface, the peripheral metal of the IN1 interface, and the peripheral metal of the OUT1 interface are grounded, the node between the inductance coil L6 and the central node of the OUT1 interface is connected in series with the capacitor Cap4 and grounded, and the resistor R32 is connected in parallel Both ends of capacitor Cap4, capacitor C31 are connected in parallel at both ends of inductance coil L7 and inductance coil L3, capacitor C36 is connected in parallel at both ends of inductance coil L8 and inductance coil L4, capacitor C37 is connected in parallel at both ends of inductance coil L9 and inductance coil L6, and inductance coil L8 The node between the inductance coil L3 and the inductance coil L3 is connected in series with the capacitor Cap2 and then grounded, the node between the inductance coil L9 and the inductance coil L4 is connected in series with the capacitor Cap3 and then grounded, and the P7 interface is connected to the IN1 interface.
电阻R31=0欧姆、电容Cap1=56pF、电容Cap2=276PpF=电容Cap3、电容Cap4=68pF、电容C31=62nF、电容C32=23nF、电容C33=493nF、电阻R32=49.9欧姆。Resistor R31=0 ohms, capacitor Cap1=56pF, capacitor Cap2=276PpF=capacitor Cap3, capacitor Cap4=68pF, capacitor C31=62nF, capacitor C32=23nF, capacitor C33=493nF, resistor R32=49.9 ohms.
进一步地,所述衰减电路包括IN2接口、电容C0、HMC470芯片、电容C9、电容C8、电容C7,IN2接口的中心节点串联电容C0后连接HMC470芯片的RF1端口,IN2接口的外围金属接地,HMC470芯片的VDD端口连接+5V,HMC470芯片的VDD端口串联电容C7后接地,电容C8、电容C9分别并联在电容C7两端,OUT1接口连接IN2接口。Further, the attenuation circuit includes an IN2 interface, a capacitor C0, an HMC470 chip, a capacitor C9, a capacitor C8, and a capacitor C7. The central node of the IN2 interface is connected to the RF1 port of the HMC470 chip after the central node of the IN2 interface is connected to the RF1 port of the HMC470 chip. The peripheral metal of the IN2 interface is grounded, and the HMC470 The VDD port of the chip is connected to +5V, the VDD port of the HMC470 chip is connected in series with the capacitor C7 and grounded, the capacitor C8 and the capacitor C9 are respectively connected in parallel at both ends of the capacitor C7, and the OUT1 interface is connected to the IN2 interface.
电容C0=0.1uF=电容C7,电容C9=10uF=电容C8。Capacitor C0=0.1uF=capacitor C7, capacitor C9=10uF=capacitor C8.
进一步地,所述衰减电路包括P8拨码开关、上拉排阻、电容C36、电容C37、电容C34、电容C35,P8拨码开关的2端口、4端口、6端口、8端口和10端口分别连接上拉排阻左端,上拉排阻的右端均连接+5V;P8拨码开关的10端口连接HMC470芯片的V1端口,P8拨码开关的8端口连接HMC470芯片的V2端口,P8拨码开关的6端口连接HMC470芯片的V3端口,P8拨码开关的4端口连接HMC470芯片的V4端口,P8拨码开关的2端口连接HMC470芯片的V5端口,HMC470芯片的NC端口接地;HMC470芯片的AGC6端口串联电容C35后接地,HMC470芯片的GND端口接地,HMC470芯片的AGC5端口串联电容C34后接地,HMC470芯片的AGC4端口串联电容C37后接地,HMC470芯片的AGC3端口串联电容C36后接地,HMC470芯片的AGC2端口、HMC470芯片的AGC1端口连接HMC470芯片的AGC3端口。Further, the attenuation circuit includes a P8 DIP switch, a pull-up resistor, a capacitor C36, a capacitor C37, a capacitor C34, and a capacitor C35. The 2 ports, 4 ports, 6 ports, 8 ports and 10 ports of the P8 DIP switch are respectively Connect the left end of the pull-up resistor, the right end of the pull-up resistor is connected to +5V; the 10 port of the P8 DIP switch is connected to the V1 port of the HMC470 chip, the 8 port of the P8 DIP switch is connected to the V2 port of the HMC470 chip, and the P8 DIP switch The 6 ports of the P8 DIP switch are connected to the V3 port of the HMC470 chip, the 4 ports of the P8 DIP switch are connected to the V4 port of the HMC470 chip, the 2 ports of the P8 DIP switch are connected to the V5 port of the HMC470 chip, the NC port of the HMC470 chip is grounded; the AGC6 port of the HMC470 chip After the series capacitor C35 is grounded, the GND port of the HMC470 chip is grounded, the AGC5 port of the HMC470 chip is grounded after the series capacitor C34, the AGC4 port of the HMC470 chip is grounded after the series capacitor C37, the AGC3 port of the HMC470 chip is grounded after the series capacitor C36, and the AGC2 of the HMC470 chip Port, the AGC1 port of the HMC470 chip is connected to the AGC3 port of the HMC470 chip.
电容C36=330Pf=电容C37=电容C34=电容C35。Capacitance C36=330Pf=capacity C37=capacity C34=capacity C35.
P8为拨码开关,上面共有5个开关,通过5个开关的通和断的不同组合来改变HMC470芯片构成电路的衰减倍数,从而实现信号不同倍数的衰减。P8 is a DIP switch. There are 5 switches on it. The attenuation multiple of the circuit composed of the HMC470 chip can be changed by different combinations of on and off of the 5 switches, so as to realize the attenuation of different multiples of the signal.
进一步地,所述衰减电路包括电容C6、OUT2接口,HMC470芯片的RF2端口串联电容C6、OUT2后接地。Further, the attenuation circuit includes a capacitor C6 and an OUT2 interface, and the RF2 port of the HMC470 chip is connected in series with the capacitor C6 and OUT2 and grounded.
进一步地,VCC为+5V供电。Further, VCC is +5V power supply.
本宽带放大器以高速运放OPA690、高性能可变增益放大器AD8367、衰减器HMC470作为主要芯片,设计一个单电源供电、1MHz-40MHz带宽、0~40dB增益可调的放大电路。This broadband amplifier uses high-speed operational amplifier OPA690, high-performance variable gain amplifier AD8367, and attenuator HMC470 as the main chip, and designs a single power supply, 1MHz-40MHz bandwidth, and 0~40dB gain adjustable amplifier circuit.
以高速运放OPA690、高性能可变增益放大器AD8367、衰减器HMC470为核心,其中OPA690作为整个放大器的前级固定增益电路,AD8367作为中间级,实现增益可调,HMC470作为射频衰减器,以调节整个电路的增益。所有芯片均为单电源供电。可实现1MHz-40MHz带宽,0~40dB增益可调。放大器输入输出负载均为 600欧姆。With high-speed operational amplifier OPA690, high-performance variable gain amplifier AD8367, and attenuator HMC470 as the core, OPA690 is used as the pre-stage fixed gain circuit of the entire amplifier, AD8367 is used as an intermediate stage to achieve adjustable gain, and HMC470 is used as a radio frequency attenuator to adjust gain of the entire circuit. All chips operate from a single supply. Can realize 1MHz-40MHz bandwidth, 0~40dB gain adjustable. The amplifier input and output loads are both 600 ohms.
前级采用OPA690芯片实现固定8倍增益,OPA690是电流型高速运放,压摆率高4300V/us,最高输出电流可达120mA,最小输入信号为1mVpp,可以实现小信号的放大,避免了进入压控放大器的电压过小不能实现放大问题。The pre-stage adopts OPA690 chip to achieve a fixed 8-fold gain. OPA690 is a current-type high-speed operational amplifier with a high slew rate of 4300V/us, a maximum output current of 120mA, and a minimum input signal of 1mVpp, which can amplify small signals and avoid entering The voltage of the voltage-controlled amplifier is too small to realize the amplification problem.
中间级采用AD8367实现增益可调。AD8367是一款高性能VGA芯片,采用单电源+5V供电,增益可实现-2.5dB-42.5dB范围可调,输入阻抗为200Ω,输出阻抗为50Ω,增益控制特性以dB呈线性,实现放大器电压的连续控制。The intermediate stage adopts AD8367 to achieve adjustable gain. AD8367 is a high-performance VGA chip, using a single +5V power supply, the gain can be adjusted in the range of -2.5dB-42.5dB, the input impedance is 200Ω, the output impedance is 50Ω, the gain control characteristic is linear in dB, and the amplifier voltage can be realized continuous control.
后级衰减器由HMC470作为主控芯片,HMC470是一款5位GaAs IC数字衰减器,衰减倍数为0-31dB,步长为1dB,通过拨码开关控制对应衰减倍数,衰减精度高,步进误差小。前级放大电路配合衰减器可以实现小信号的输出。The post-stage attenuator uses HMC470 as the main control chip. HMC470 is a 5-bit GaAs IC digital attenuator with an attenuation multiple of 0-31dB and a step size of 1dB. The corresponding attenuation multiple is controlled by a dial switch with high attenuation accuracy and step The error is small. The pre-amplification circuit cooperates with the attenuator to realize the output of small signal.
在系统中增加7阶LC无源带通滤波器,使用LC无源滤波器避免了有源滤波器截止频率低的问题,采用巴特沃斯型无源滤波器,使电路1M-40M内通带更为平坦,实现放大器带宽为1MHz-40MHz,通带内增益起伏很小,在1MHz、40MHz实现-3dB衰减。A 7th-order LC passive bandpass filter is added to the system, and the LC passive filter is used to avoid the problem of low cut-off frequency of the active filter. The Butterworth type passive filter is used to make the passband within the circuit 1M-40M It is more flat, the amplifier bandwidth is 1MHz-40MHz, the gain fluctuation in the passband is small, and the -3dB attenuation is realized at 1MHz and 40MHz.
系统本着单电源、宽带宽、高增益的设计原则,选用单电源 供电、宽带宽、低噪声的高性能芯片。综合应用了电容去耦、滤波等抗干扰措施以减少放大器噪声并抑制高频自激。整个系统结构简单,性能优越。Based on the design principles of single power supply, wide bandwidth and high gain, the system selects high-performance chips with single power supply, wide bandwidth and low noise. Anti-interference measures such as capacitive decoupling and filtering are comprehensively applied to reduce amplifier noise and suppress high-frequency self-excitation. The whole system has simple structure and superior performance.
目前采用双电源工作的程控放大器较多,而单电源供电的较为少见。本实用新型提出的电路适合于在一些便携式仪器或通用的电子测量仪器仪表中使用。At present, there are many program-controlled amplifiers that use dual power supplies, but single power supplies are relatively rare. The circuit proposed by the utility model is suitable for use in some portable instruments or general electronic measuring instruments.
前级电路采用OPA690进行固定增益放大,配合后级压控放大器很好的实现了小信号的放大。在级间电路加入7阶LC巴特沃斯无源滤波器,实现了放大器1M-40M的带宽。采用高性能VGA芯片,配合HMC470衰减器,可以实现0~40dB增益可调,同时可以输出小信号,本系统可以实现2mV信号的0dB增益输出,实现最大不失真输出电压峰峰值达到4.2Vpp。电路采用低噪声芯片,级间进行阻抗匹配,有效的减弱了系统噪声。使得放大器能不失真输出带宽为1MHz-40MHz的信号。The pre-stage circuit uses OPA690 for fixed-gain amplification, and cooperates with the post-stage voltage-controlled amplifier to achieve small signal amplification. A 7th-order LC Butterworth passive filter is added to the interstage circuit to realize the bandwidth of the amplifier 1M-40M. Using high-performance VGA chip and HMC470 attenuator, it can realize 0~40dB gain adjustable, and can output small signal at the same time. This system can realize 0dB gain output of 2mV signal, and the maximum undistorted output voltage peak-to-peak value can reach 4.2Vpp. The circuit adopts low-noise chips, and the impedance matching between stages effectively reduces the system noise. The amplifier can output signals with a bandwidth of 1MHz-40MHz without distortion.
所设计的电路只需要+5V的单一工作电源,对电源要求低,可减小电子系统中电源设计的工作量。避免使用DC-DC芯片得到正负电源时存在效率较低的问题。The designed circuit only needs a single working power supply of +5V, which has low requirements on the power supply and can reduce the workload of power supply design in the electronic system. Avoid the problem of low efficiency when using DC-DC chips to obtain positive and negative power supplies.
(1)系统电路均为高精密模拟电路,整个系统采用+5V的单电源供电。+5V作为固定放大级、增益可调级、滤波器、衰减器的工作电源。(1) The system circuits are all high-precision analog circuits, and the entire system is powered by a single +5V power supply. +5V is used as the working power supply of fixed amplifier stage, adjustable gain stage, filter and attenuator.
(2)如图1所示,系统由OPA690固定增益电路、AD8367增益可调电路、无源带通滤波器、HMC470射频衰减器四部分构成,信号源输入信号,通过多级电路后输出至示波器进行信号测试。级间通过电容进行交流耦合,避免了对直流信号的放大以致信号失真的问题。级间进行阻抗匹配,通过SMA接口和屏蔽线进行连接,保证了通带内的平坦度。(2) As shown in Figure 1, the system consists of four parts: OPA690 fixed gain circuit, AD8367 gain adjustable circuit, passive bandpass filter, and HMC470 RF attenuator. The input signal of the signal source is output to the oscilloscope after passing through the multi-stage circuit Perform a signal test. The AC coupling between stages is carried out through capacitors, which avoids the problem of signal distortion due to the amplification of DC signals. Impedance matching is performed between the stages, and the connection is made through the SMA interface and the shielded wire to ensure the flatness in the passband.
(3)本系统采用低噪声的高速运放OPA690进行固定放大,OPA690电路图如图2所示,信号源通过屏蔽线连接到放大器的SMA接口P2进行信号输入,放大后的信号通过SMA接口P1输出。配合高性能VGA芯片AD8367可以实现增益的连续可调,OPA690的前级固定放大使得电路能够放大微弱信号。后级配合使用HMC470高宽带衰减器能够使得大信号进行衰减,从而可以实现放大器输出微弱信号,实现微弱信号的0dB衰减和0dB-40dB的连续可调。(3) This system uses the low-noise high-speed operational amplifier OPA690 for fixed amplification. The circuit diagram of OPA690 is shown in Figure 2. The signal source is connected to the SMA interface P2 of the amplifier through a shielded wire for signal input, and the amplified signal is output through the SMA interface P1. . Cooperating with the high-performance VGA chip AD8367, the gain can be continuously adjusted, and the pre-stage fixed amplifier of the OPA690 enables the circuit to amplify weak signals. The HMC470 high-bandwidth attenuator used in the rear stage can attenuate large signals, so that the amplifier can output weak signals, and realize 0dB attenuation of weak signals and continuous adjustment of 0dB-40dB.
(4)如图3所示,增益可调电路采用AD8367,OPA690固定放大器输出端信号通过P1端通过屏蔽线与AD8367输入端P6相连,AD8367电路可以通过跳线帽连接P2的1、2端口选择增益可调或连接P2的2、3端口选择固定增益。本实用新型通过跳线帽连接P1的1、2端口选择增益可调模式,通过调节滑动变阻器R10实现增益可调。P3接电源为电路供电,P4断开,信号通过端口P7输出。(4) As shown in Figure 3, the gain adjustable circuit adopts AD8367, the output signal of the OPA690 fixed amplifier is connected to the AD8367 input P6 through the P1 terminal through the shielded wire, and the AD8367 circuit can be connected to the 1 and 2 ports of P2 through the jumper cap. The gain is adjustable or connected to ports 2 and 3 of P2 to select a fixed gain. The utility model connects ports 1 and 2 of P1 to select a gain-adjustable mode through a jumper cap, and realizes gain-adjustable mode by adjusting the sliding rheostat R10. P3 is connected to the power supply to supply power to the circuit, P4 is disconnected, and the signal is output through port P7.
(5)7阶LC滤波电路如图4所示,7阶LC滤波电路输入端IN通过与AD8367增益可调电路的输出端P7相连,通过输出端OUT2输出滤波后信号。(5) The 7th-order LC filter circuit is shown in Figure 4. The input terminal IN of the 7th-order LC filter circuit is connected to the output terminal P7 of the AD8367 gain adjustable circuit, and the filtered signal is output through the output terminal OUT2.
(6)衰减电路HMC470电路图如图5所示,输入端IN2与7阶LC滤波电路输出端IN1相连,通过输出端OUT1输出信号。P8为有五个开关的拨码开关,通过拨码开关控制衰减倍数。标号V1、V2、V3、V4、V5代表拨码P8被标注的引脚分别与HMC470芯片的引脚12、13、14、15、16相连。(6) Attenuation circuit The HMC470 circuit diagram is shown in Figure 5. The input terminal IN2 is connected to the output terminal IN1 of the 7th-order LC filter circuit, and the signal is output through the output terminal OUT1. P8 is a DIP switch with five switches, and the attenuation multiple is controlled by the DIP switch. Labels V1, V2, V3, V4, and V5 represent that the marked pins of dial P8 are respectively connected to pins 12, 13, 14, 15, and 16 of the HMC470 chip.
(7)LC滤波电路中电阻R1和电阻R2起到前后级阻抗匹配作用,通过所需的截止频率计写出系统函数,计算得到个电感和电容值。(7) In the LC filter circuit, the resistors R1 and R2 play the role of impedance matching between the front and rear stages. Write the system function through the required cut-off frequency meter, and calculate the inductance and capacitance values.
(8)SMA接口是一种螺纹接口,外导体内径为4.13mm最高传输频率为18GHz,通过屏蔽线连接,可以减少外部干扰。(8) The SMA interface is a threaded interface. The inner diameter of the outer conductor is 4.13mm and the maximum transmission frequency is 18GHz. It is connected through a shielded wire to reduce external interference.
(9)无源巴特沃斯滤波器,以其平坦的通带特性,可观的阻带衰减速度,以及“干净”的阻带特性,在实际电路设计中得到了广泛的应用。因此本系统采用了7阶LC无源巴特沃斯滤波器,保证了在1M-40M通带内的平坦度,实现了1M和40M的-3dB衰减如图6。(9) Passive Butterworth filter, with its flat passband characteristics, considerable stopband attenuation speed, and "clean" stopband characteristics, has been widely used in actual circuit design. Therefore, this system uses a 7th-order LC passive Butterworth filter to ensure the flatness in the 1M-40M passband, and realize the -3dB attenuation of 1M and 40M, as shown in Figure 6.
以上所述仅是本实用新型的优选实施方式,应当指出,对于本技术领域的普通技术人员来说,在不脱离本实用新型技术原理的前提下,还可以做出若干改进和变形,这些改进和变形也应视为本实用新型的保护范围。The above is only the preferred embodiment of the utility model, and it should be pointed out that for those of ordinary skill in the art, without departing from the technical principle of the utility model, some improvements and deformations can also be made. And deformation should also be regarded as the protection scope of the present utility model.
Claims (10)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201721610273.3U CN207819862U (en) | 2017-11-27 | 2017-11-27 | A Broadband Amplifier with Adjustable Gain Powered by Single Supply |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201721610273.3U CN207819862U (en) | 2017-11-27 | 2017-11-27 | A Broadband Amplifier with Adjustable Gain Powered by Single Supply |
Publications (1)
Publication Number | Publication Date |
---|---|
CN207819862U true CN207819862U (en) | 2018-09-04 |
Family
ID=63334635
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201721610273.3U Expired - Fee Related CN207819862U (en) | 2017-11-27 | 2017-11-27 | A Broadband Amplifier with Adjustable Gain Powered by Single Supply |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN207819862U (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN111181822A (en) * | 2019-12-31 | 2020-05-19 | 西安翔腾微电子科技有限公司 | Amplitude adjusting circuit for transmitting electrical signal and amplitude adjusting circuit for receiving electrical signal |
-
2017
- 2017-11-27 CN CN201721610273.3U patent/CN207819862U/en not_active Expired - Fee Related
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN111181822A (en) * | 2019-12-31 | 2020-05-19 | 西安翔腾微电子科技有限公司 | Amplitude adjusting circuit for transmitting electrical signal and amplitude adjusting circuit for receiving electrical signal |
CN111181822B (en) * | 2019-12-31 | 2022-03-11 | 西安翔腾微电子科技有限公司 | Amplitude adjusting circuit for transmitting electrical signal and amplitude adjusting circuit for receiving electrical signal |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN101776703B (en) | Oscilloscope provided with attenuator circuit | |
CN101788578B (en) | Oscilloscope with front end analog circuit | |
WO2023040474A1 (en) | Radio frequency power amplifier | |
CN108336978B (en) | A Cascaded Distributed Low Noise Amplifier | |
CN108599734A (en) | Broadband active power splitter and broadband active power combiner | |
CN206727963U (en) | A kind of radio-frequency power amplifier of controllable gain | |
CN103138682A (en) | Low noise amplifier | |
CN102565485A (en) | Preamplifier for digital phosphor oscilloscope | |
CN113098403A (en) | Ultra-wideband low-current drive amplifier based on GaAs pHEMT process | |
CN207819862U (en) | A Broadband Amplifier with Adjustable Gain Powered by Single Supply | |
CN100505524C (en) | limiting amplifier | |
WO2020108175A1 (en) | Ultra-low-noise amplifier | |
CN208079023U (en) | A kind of broadband programme-controlled gain operational amplifier circuit | |
CN206649085U (en) | A kind of device of acquisition pulse rise time | |
CN104931996B (en) | The signal condition system of Larger Dynamic fast pulse in radiation detection | |
CN207782760U (en) | Broadband active power splitter and broadband active power combiner | |
CN118174658A (en) | Low-noise amplifier input standing wave optimization circuit and method based on LC network | |
CN115290949A (en) | Analog Front End Chips and Oscilloscopes | |
CN208079024U (en) | The broadband programme-controlled gain operational amplifier circuit of one kind+5V single supplies power supply | |
CN108390653B (en) | A wideband programmable gain operational amplifier circuit | |
CN100428625C (en) | Cryogenic Low Noise Amplifier for RF Band | |
CN109302163A (en) | An improved anti-aliasing filter circuit | |
CN209120141U (en) | A kind of simple LC resonance amplifier installation | |
CN221748359U (en) | A signal conditioning circuit | |
CN207490874U (en) | A kind of low-frequency power amplifier |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
GR01 | Patent grant | ||
GR01 | Patent grant | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20180904 Termination date: 20201127 |
|
CF01 | Termination of patent right due to non-payment of annual fee |