CN206849475U - A kind of LCD1602 liquid crystal displays parallel-expansion circuit - Google Patents
A kind of LCD1602 liquid crystal displays parallel-expansion circuit Download PDFInfo
- Publication number
- CN206849475U CN206849475U CN201720336154.7U CN201720336154U CN206849475U CN 206849475 U CN206849475 U CN 206849475U CN 201720336154 U CN201720336154 U CN 201720336154U CN 206849475 U CN206849475 U CN 206849475U
- Authority
- CN
- China
- Prior art keywords
- liquid crystal
- crystal displays
- lcd1602
- chip microcomputer
- lcd1602 liquid
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 239000004973 liquid crystal related substance Substances 0.000 title claims abstract description 36
- 238000010586 diagram Methods 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 239000013078 crystal Substances 0.000 description 1
- 230000005611 electricity Effects 0.000 description 1
- 239000007788 liquid Substances 0.000 description 1
Landscapes
- Liquid Crystal Display Device Control (AREA)
- Display Devices Of Pinball Game Machines (AREA)
Abstract
The utility model is related to a kind of LCD1602 liquid crystal displays parallel-expansion circuit, including single-chip microcomputer, LCD1602 liquid crystal displays, logic gates, LCD1602 8 data ports connect the P0 mouths of single-chip microcomputer, Read-write Catrol RW, order RS control lines connect the P2 mouths of single-chip microcomputer, LCD1602 enabled control line connects the output end of logic NAND gate circuit, the input of logic NAND gate circuit meets the access hole P3.7 of single-chip microcomputer, P3.6, form the outer reading and writing data parallel-expansion circuit of piece, display output and read data operation to LCD1602 are completed using data read-write operation outside piece.
Description
Technical field
The utility model is related to electronic technology, singlechip technology and lcd technology, especially controls liquid with single-chip microcomputer
The technology of crystal display.
Background technology
For liquid crystal display using more and more common, the position datawire of liquid crystal display generally use 8 transmits data, passes through journey
Sequence completes to write data time sequence, and the program generally comprises write order and writes two functions of data.Such way adds journey
Sequence complexity, the utility model increase a NAND gate circuit on hardware, write order and to write data be all that an instruction is completed,
Simplify program.
The content of the invention
The utility model is in order to simplify the display program of LCD1602 liquid crystal displays, using parallel-expansion technology.The practicality
It is new including single-chip microcomputer(1), LCD1602 liquid crystal displays(2), logic NAND gate circuit(3);LCD1602 liquid crystal displays(2)
Eight bit data mouth connect single-chip microcomputer(1)P0 mouths, LCD1602 liquid crystal displays(2)Read-write Catrol RW, order RS mouth order pieces
The P2 mouths of machine, LCD1602 liquid crystal displays(2)Enabled control line connect logic NAND gate circuit(3)Output end, single-chip microcomputer
(1)Read-write Catrol bus connection logic NAND gate circuit(3)Two inputs.Single-chip microcomputer(1)Using AT89C52, its P0
Eight pins 39,38,37,36,35,34,33,32 of mouth connect LCD1602 liquid crystal displays respectively(2)Eight pins of data port
7、8、9、10、11、12、13、14;The P2.7 and P2.6 of AT89C52 P2 mouths, i.e. pin 28,27 connect LCD1602 liquid crystal respectively
Display(2)RS, RW be pin 4,5;Logic NAND gate circuit(3)Using digit chip 74LS00, AT89C52 read-write control
Line P3.7, P3.6 processed are the pin 1,2 that pin 17,16 is connected respectively to digit chip 74LS00, and digit chip 74LS00's draws
Pin 3 is connected to LCD1602 liquid crystal displays(2)Enable Pin EN be its pin 6.
The beneficial effect of the utility model is to be operated by hardware time order instead of software timing, simplifies program code, optimization
Program.
Brief description of the drawings
Fig. 1 is schematic diagram, and Fig. 2 is LCD1602 timing diagrams, and Fig. 3 is the outer data read-write operation sequential of AT89C52 single chip microcomputers
Figure;
In Fig. 1,1 it is single-chip microcomputer, 2 is LCD1602 liquid crystal displays, 3 is logic gates, 4 is adjustable resistance.
Embodiment
The utility model includes single-chip microcomputer(1), LCD1602 liquid crystal displays(2), logic NAND gate circuit(3);
LCD1602 liquid crystal displays(2)Eight bit data mouth connect single-chip microcomputer(1)P0 mouths, LCD1602 liquid crystal displays(2)Read-write
Control RW, order RS mouths connect the P2 mouths of single-chip microcomputer, LCD1602 liquid crystal displays(2)Enabled control line connect logic NAND gate electricity
Road(3)Output end, single-chip microcomputer(1)Access hole connection logic NAND gate circuit(3)Two inputs.Single-chip microcomputer(1)Adopt
With AT89C52, eight pins of its P0 mouth 39,38,37,36,35,34,33,32 connect LCD1602 liquid crystal displays respectively(2)'s
Eight pins of data port 7,8,9,10,11,12,13,14;The P2.7 and P2.6 of AT89C52 P2 mouths, i.e. pin 28,27 distinguish
Connect LCD1602 liquid crystal displays(2)Pin 4,5;Logic NAND gate circuit(3)Using digit chip 74LS00, AT89C52
Read-write control line P3.7, P3.6 be pin 1,2 that its pin 17,16 is connected respectively to digit chip 74LS00, digit chip
74LS00 pin 3 is connected to LCD1602 liquid crystal displays(2)Enable Pin EN be its pin 6.Single-chip microcomputer(1)Transmit data
To LCD1602 liquid crystal displays(2)By data write operation outside piece, transmission command address is 0x3F00, and Q address is
0xBF00, i.e., it is write order to write data into address 0x3F00 by data write operation outside piece, writes data into address 0xBF00
To write data.
In the present embodiment, the P2.7 and P2.6 of AT89C52 P2 mouths connect LCD1602 liquid crystal displays respectively(2)RS,
It is write order when R/W, P2.7P2.6 are 00, to write data when P2.7P2.6 is 10, other six of P2 mouths are set to high level, P0
Mouth is unused for low order address.So the outer address of write order piece is 0x3F00, it is 0xBF00 to write the outer address of data slice.LCD1602 liquid
Crystal display(2)The Enable Pin of pin 6, be automatically performed sequential operation by data write operation outside single chip microcomputer.
In the present embodiment, the resistance of adjustable resistance (4) is 2.2k, and LCD1602 pin 3 connects adjustable resistance (4), regulation
Adjustable resistance(4)To change LCD1602 contrast.
In the present embodiment, portion of program code is as follows:
/ * liquid crystal displays write order and write FPDP address predefine */
#define LCD1602_COM XBYTE [0x3F00]
#define LCD1602_DATA XBYTE [0xBF00]
/ * write orders and write data program operation */
LCD1602_COM=0x80;// send display address
LCD1602_DATA’0’;// write-in display data
Pass through single-chip microcomputer(1)The outer data read-write operation of piece, software timing completion pair is replaced by single-chip microcomputer hardware time order
LCD1602 liquid crystal displays(2)Read-write Catrol, simplify program.
Claims (2)
1. a kind of LCD1602 liquid crystal displays parallel-expansion circuit, its feature include single-chip microcomputer(1), LCD1602 liquid crystal displays
(2), logic NAND gate circuit(3);LCD1602 liquid crystal displays(2)Eight bit data mouth connect single-chip microcomputer(1)P0 mouths,
LCD1602 liquid crystal displays(2)Read-write Catrol RW, order RS mouths connect the P2 mouths of single-chip microcomputer, LCD1602 liquid crystal displays(2)
Enabled control line connect logic NAND gate circuit(3)Output end, single-chip microcomputer(1)Read-write Catrol bus connection logic NAND gate
Circuit(3)Two inputs.
A kind of 2. LCD1602 liquid crystal displays parallel-expansion circuit according to claim 1, it is characterized in that single-chip microcomputer(1)
Using AT89C52, eight pins of its P0 mouth 39,38,37,36,35,34,33,32 connect LCD1602 liquid crystal displays respectively(2)
Eight pins 7,8,9,10,11,12,13,14 of data port;The P2.7 and P2.6 of AT89C52 P2 mouths, i.e. 28,27 points of pin
Lian Jie not LCD1602 liquid crystal displays(2)RS, RW be pin 4,5;Logic NAND gate circuit(3)Using digit chip
74LS00, AT89C52 read-write control line P3.7, P3.6 are the pin that pin 17,16 is connected respectively to digit chip 74LS00
1st, 2, digit chip 74LS00 pin 3 are connected to LCD1602 liquid crystal displays(2)Enable Pin EN be its pin 6.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201720336154.7U CN206849475U (en) | 2017-04-01 | 2017-04-01 | A kind of LCD1602 liquid crystal displays parallel-expansion circuit |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201720336154.7U CN206849475U (en) | 2017-04-01 | 2017-04-01 | A kind of LCD1602 liquid crystal displays parallel-expansion circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
CN206849475U true CN206849475U (en) | 2018-01-05 |
Family
ID=60791052
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201720336154.7U Expired - Fee Related CN206849475U (en) | 2017-04-01 | 2017-04-01 | A kind of LCD1602 liquid crystal displays parallel-expansion circuit |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN206849475U (en) |
-
2017
- 2017-04-01 CN CN201720336154.7U patent/CN206849475U/en not_active Expired - Fee Related
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN104484301B (en) | A kind of IO bus units based on FPGA with self-recognition function | |
CN101414291A (en) | Master-salve distributed system and parallel communication method applying the same | |
CN107194257A (en) | A kind of trusted system based on domestic TCM chips | |
CN104407956A (en) | IIC bus experimental facility debugged by serial port | |
CN204270290U (en) | IIC bus experimental device through serial port debugging | |
CN206849475U (en) | A kind of LCD1602 liquid crystal displays parallel-expansion circuit | |
CN102262595B (en) | Extended addressing method for microprocessor | |
CN103226531B (en) | A kind of dual-port peripheral configuration interface circuit | |
CN104021086B (en) | A kind of implementation method of 8 single-chip microcomputers, 16 memory element RAM of read-write | |
CN101853236B (en) | Microcontroller peripheral expansion method based on dual buses | |
CN210402342U (en) | Data encryption and decryption structure based on ZYNQ | |
CN105630120B (en) | Method and device for loading processor hardware configuration word | |
CN103218334A (en) | Computer peripheral cascade device based on USB (Universal Serial Bus) and RS485 bus | |
CN201142081Y (en) | High-efficiency and low-cost SD card control circuit based on FLASH bus | |
CN100394359C (en) | An interface for smart card emulation debugging system | |
CN101866695A (en) | Method for Nandflash USB controller to read and write Norflash memory | |
CN206639561U (en) | A kind of matrix liquid-crystal display screen parallel interface | |
CN207037664U (en) | A computer information security protection device | |
CN207895439U (en) | A kind of multi-channel parallel UART circuitry | |
CN207319128U (en) | A kind of mainboard and computer equipment | |
CN100594540C (en) | Separate bus technology LCD screen interface for CAN bus instrument | |
CN206147591U (en) | Software upgrade system of FPGA chip | |
CN105429835B (en) | A kind of local bus circuit based on FPGA | |
CN206162775U (en) | Intelligence water gauge based on singlechip | |
CN100369010C (en) | A Hardware Breakpoint Circuit Used in Smart Card Emulation Debugging System |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
GR01 | Patent grant | ||
GR01 | Patent grant | ||
CF01 | Termination of patent right due to non-payment of annual fee | ||
CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20180105 Termination date: 20190401 |