[go: up one dir, main page]

CN206212398U - Has the ultrathin circuit board of fine rule road - Google Patents

Has the ultrathin circuit board of fine rule road Download PDF

Info

Publication number
CN206212398U
CN206212398U CN201620890618.4U CN201620890618U CN206212398U CN 206212398 U CN206212398 U CN 206212398U CN 201620890618 U CN201620890618 U CN 201620890618U CN 206212398 U CN206212398 U CN 206212398U
Authority
CN
China
Prior art keywords
layer
conductive circuit
insulating medium
conductive
circuit board
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201620890618.4U
Other languages
Chinese (zh)
Inventor
李卫祥
洪匡圣
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hongqisheng Precision Electronics Qinhuangdao Co Ltd
Avary Holding Shenzhen Co Ltd
Original Assignee
Fukui Precision Component Shenzhen Co Ltd
Hongqisheng Precision Electronics Qinhuangdao Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fukui Precision Component Shenzhen Co Ltd, Hongqisheng Precision Electronics Qinhuangdao Co Ltd filed Critical Fukui Precision Component Shenzhen Co Ltd
Priority to CN201620890618.4U priority Critical patent/CN206212398U/en
Application granted granted Critical
Publication of CN206212398U publication Critical patent/CN206212398U/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Landscapes

  • Production Of Multi-Layered Print Wiring Board (AREA)

Abstract

A kind of ultrathin circuit board for having fine rule road, it includes:First conductive circuit layer, the second conductive circuit layer, the first insulating medium layer between the first conductive circuit layer and the second conductive circuit layer, the material of the first insulating medium layer is photosensitive resin, first insulating medium layer offers conductive hole, and the conductive hole is used for electrically conduct first conductive circuit layer and the second conductive circuit layer.

Description

具细线路的超薄电路板Ultra-thin circuit boards with thin traces

技术领域technical field

本实用新型涉及电路板制作领域,尤其涉及一种具细线路的超薄电路板。The utility model relates to the field of circuit board production, in particular to an ultra-thin circuit board with thin lines.

背景技术Background technique

随着电子产品的高速发展,作为元器件支撑体与传输电信号载体的印制电路板也应逐渐步向微型化、轻量化、高密度与多功能,进而对印制电路板精细线路的制作提出了更高的要求。常规印制电路板生产工艺线宽受限于铜层厚度,铜层厚度越薄线路越细,故用厚铜来制作细线路本身有局限性;并且常规印制电路板的导电线路通常为减成法,但受限于铜厚,制作细线路只能搭配薄铜,且制作后有蚀刻因子差,蚀刻不凈形成毛边;防焊油墨难以填充,易产生气泡等问题。With the rapid development of electronic products, the printed circuit board as the support of components and the carrier of electrical signals should also gradually become miniaturized, lightweight, high-density and multi-functional, and then the production of fine lines of printed circuit boards put forward higher requirements. The line width of the conventional printed circuit board production process is limited by the thickness of the copper layer. The thinner the copper layer, the thinner the line, so the use of thick copper to make thin lines has its own limitations; and the conductive lines of conventional printed circuit boards are usually reduced. However, limited by the thickness of copper, only thin copper can be used to make thin lines, and after production, the etching factor is poor, and the etching is not clean to form burrs; it is difficult to fill with solder resist ink, and it is easy to generate bubbles and other problems.

实用新型内容Utility model content

有鉴于此,有必要提供一种能够解决上述技术问题的的电路板。In view of this, it is necessary to provide a circuit board capable of solving the above technical problems.

一种具细线路的超薄电路板,其包括:第一导电线路层、第二导电线路层、位于第一导电线路层与第二导电线路层之间的第一绝缘介质层,第一绝缘介质层的材料为光敏树脂,该第一绝缘介质层开设有导电孔,该导电孔用于电性导通该第一导电线路层与第二导电线路层。An ultra-thin circuit board with thin lines, comprising: a first conductive circuit layer, a second conductive circuit layer, a first insulating medium layer between the first conductive circuit layer and the second conductive circuit layer, the first insulating The material of the medium layer is photosensitive resin, and the first insulating medium layer is provided with a conductive hole, and the conductive hole is used for electrically connecting the first conductive circuit layer and the second conductive circuit layer.

一种具细线路的超薄电路板,其包括:其包括n个导电线路层及n+1个绝缘介质层,每相邻的两个导电线路层之间设置有一绝缘介质层,处于最外层的两导电线路层的表面分别设置有一绝缘介质层,该绝缘介质层的材料为液态的光敏树脂材料经过涂布及预固化形成,设置在每相邻的两个导电线路层之间的该绝缘介质层开设有至少一个导电孔,该导电孔用于电性导通相邻的两该导电线路层,处于最外层导电线路层表面的其中一个该绝缘介质层包括有多个第二开口,该第二开口用于暴露该最外层导电线路层形成焊垫,其中,n为自然数,n≧2。An ultra-thin circuit board with thin lines, which includes: it includes n conductive circuit layers and n+1 insulating dielectric layers, an insulating dielectric layer is arranged between every two adjacent conductive circuit layers, and is the outermost The surface of the two conductive circuit layers of the first layer is respectively provided with an insulating medium layer. The material of the insulating medium layer is formed by coating and pre-curing the liquid photosensitive resin material. The insulating dielectric layer is provided with at least one conductive hole, which is used to electrically connect two adjacent conductive circuit layers, and one of the insulating dielectric layers on the surface of the outermost conductive circuit layer includes a plurality of second openings , the second opening is used to expose the outermost conductive circuit layer to form a solder pad, wherein, n is a natural number, n≧2.

与现有技术相比,本实用新型提供的具细线路的超薄电路板,用于作为第一导线路层与第二导电线路层之间的中间层以及用于覆盖该第一导线路层与第二导电线路层的覆盖层均由光敏树脂材料制作形成,降低了最终制作形成的电路板的厚度,实现了电路板的薄型化,由于光敏树脂材料的分辨率较高,从而实现了制作细线路。Compared with the prior art, the utility model provides an ultra-thin circuit board with thin lines, which is used as an intermediate layer between the first conductive line layer and the second conductive line layer and is used to cover the first conductive line layer Both the cover layer and the second conductive circuit layer are made of photosensitive resin material, which reduces the thickness of the final circuit board and realizes the thinning of the circuit board. Due to the high resolution of the photosensitive resin material, the production thin lines.

附图说明Description of drawings

图1是本实用新型第一实施例提供的铜箔及在铜箔表面贴附支撑结构层的剖视图。Fig. 1 is a cross-sectional view of the copper foil provided by the first embodiment of the present invention and the supporting structure layer attached to the surface of the copper foil.

图2是在铜箔的表面形成第一绝缘介质层的剖视图。Fig. 2 is a cross-sectional view of forming a first insulating dielectric layer on the surface of copper foil.

图3是对第一绝缘介质层进行曝光显影形成第一开口的剖视图。3 is a cross-sectional view of forming a first opening by exposing and developing the first insulating medium layer.

图4是在该第一绝缘介质层表面电镀形成镀铜层的剖视图。Fig. 4 is a cross-sectional view of a copper plating layer formed by electroplating on the surface of the first insulating dielectric layer.

图5是移除该支撑结构层的剖面图。Figure 5 is a cross-sectional view with the support structure layer removed.

图6是在镀铜层与该铜箔层的表面分别形成第一感光膜与第二感光膜的剖视图。6 is a cross-sectional view of forming a first photosensitive film and a second photosensitive film on the surfaces of the copper plating layer and the copper foil layer, respectively.

图7是对第一感光膜与第二感光膜分别曝光显影形成第一防护层与第二防护层的剖视图。7 is a cross-sectional view of forming a first protective layer and a second protective layer by exposing and developing the first photosensitive film and the second photosensitive film respectively.

图8是将该镀铜层与该铜箔层分别形成该第一导电线路层与第二导电线路层,以及移除该第一防护层与第二防护层得到本实用新型第一实施例提供的具细线路的超薄电路板的剖面图。Figure 8 shows the first conductive circuit layer and the second conductive circuit layer formed on the copper plating layer and the copper foil layer respectively, and the first protective layer and the second protective layer are removed to obtain the first embodiment of the utility model. A cross-sectional view of an ultra-thin circuit board with thin traces.

图9是在第一导电线路层与第二导电线路层的表面分别形成第二绝缘介质层与第三绝缘介质层的剖视图。9 is a cross-sectional view of forming a second insulating medium layer and a third insulating medium layer on the surfaces of the first conductive circuit layer and the second conductive circuit layer, respectively.

图10是对第二绝缘介质层与第三绝缘介质层进行曝光显影形成焊垫的剖视图。10 is a cross-sectional view of a welding pad formed by exposing and developing the second insulating medium layer and the third insulating medium layer.

图11是在焊垫上形成金垫得到本实用新型第二实施例提供的具细线路的超薄电路板的剖视图。Fig. 11 is a cross-sectional view of the ultra-thin circuit board with thin lines provided by the second embodiment of the present invention by forming gold pads on the pads.

图12是本实用新型第三实施例提供的具细线路的超薄电路板的剖视图。Fig. 12 is a cross-sectional view of the ultra-thin circuit board with thin lines provided by the third embodiment of the present invention.

主要元件符号说明Description of main component symbols

具细线路的超薄电路板Ultra-thin circuit boards with thin traces 100,200,300100,200,300 铜箔copper foil 1010 第一表面first surface 1111 第二表面second surface 1212 第一绝缘介质层first insulating dielectric layer 1414 第一开口first opening 140140 第二开口second opening 109,309109,309 镀铜层Copper plating 1616 第二绝缘介质层second insulating dielectric layer 107107 第三绝缘介质层third insulating dielectric layer 167167 第一导电线路层first conductive circuit layer 101101 第二导电线路层second conductive line layer 161161 导电线路层Conductive circuit layer 3030 绝缘介质层insulating dielectric layer 4040 支撑结构层support structure layer 2020 导电孔conductive hole 142,442142,442 第一感光膜层first photosensitive layer 103103 第二感光膜层second photosensitive layer 163163 第一防护层first layer of defense 105105 第二防护层second layer of protection 165165 焊垫pad 111,311111,311 金垫gold pad 113,313 113,313

如下具体实施方式将结合上述附图进一步说明本实用新型。The following specific embodiments will further illustrate the utility model in conjunction with the above-mentioned accompanying drawings.

具体实施方式detailed description

下面将结合附图及实施例,对本实用新型提供的具细线路的超薄电路板作进一步的详细说明。The ultra-thin circuit board with thin lines provided by the utility model will be further described in detail below in conjunction with the accompanying drawings and embodiments.

请参阅图8,为本实用新型第一实施例提供的具细线路的超薄电路板100,该电路板100可以用于刚挠结合板,其包括第一导电线路层101、第二导电线路层161、位于第一导电线路层101与第二导电线路层161 之间的第一绝缘介质层14。第一绝缘介质层14的材料为液态的光敏树脂材料经过涂布及预固化形成,该第一绝缘介质层14开设有导电孔142,该导电孔142用于电性导通该第一导电线路层101与第二导电线路层161。该第一导电线路层101与第二导电线路层161的厚度均介于2μm-12μm。第一绝缘介质层14的厚度均介于5μm-15μm。Please refer to FIG. 8 , which is an ultra-thin circuit board 100 with thin lines provided by the first embodiment of the present utility model. layer 161 , the first insulating medium layer 14 located between the first conductive circuit layer 101 and the second conductive circuit layer 161 . The material of the first insulating medium layer 14 is formed by coating and pre-curing liquid photosensitive resin material, and the first insulating medium layer 14 is provided with a conductive hole 142, and the conductive hole 142 is used for electrically conducting the first conductive circuit. layer 101 and the second conductive circuit layer 161 . The thicknesses of the first conductive circuit layer 101 and the second conductive circuit layer 161 are both between 2 μm-12 μm. The thickness of the first insulating dielectric layer 14 is between 5 μm and 15 μm.

请参阅图11,为本实用新型第二实施例提供的具细线路的超薄电路板200。具细线路的超薄电路板200是在第一实施例提供的具细线路的超薄电路板100的基础上还包括位于第一导电线路层101表面的第二绝缘介质层107,以及位于第二导电线路层161表的第三绝缘介质层167。第二绝缘介质层107、及第三绝缘介质层167的材料也为液态光敏树脂材料经过涂布及预固化形成。第二绝缘介质层107、及第三绝缘介质层167的厚度均介于5μm-15μm。该第二绝缘介质层107包括有多个第二开口109,该第二开口109暴露该第一导电线路层101形成焊垫111,该焊垫111表面形成有金垫113,该金垫113由电镀形成,电镀金之作用为保护焊垫111以防止其氧化。Please refer to FIG. 11 , which shows an ultra-thin circuit board 200 with thin lines according to the second embodiment of the present invention. The ultra-thin circuit board 200 with thin lines is based on the ultra-thin circuit board 100 with thin lines provided in the first embodiment and further includes a second insulating medium layer 107 on the surface of the first conductive line layer 101, and a second insulating medium layer 107 on the surface of the first conductive line layer 101. The third insulating medium layer 167 on the surface of the second conductive circuit layer 161 . The material of the second insulating medium layer 107 and the third insulating medium layer 167 is also formed by coating and pre-curing liquid photosensitive resin material. The thicknesses of the second insulating dielectric layer 107 and the third insulating dielectric layer 167 are both between 5 μm and 15 μm. The second insulating dielectric layer 107 includes a plurality of second openings 109, the second openings 109 expose the first conductive circuit layer 101 to form a solder pad 111, and a gold pad 113 is formed on the surface of the solder pad 111, and the gold pad 113 is made of It is formed by electroplating, and the function of electroplating gold is to protect the pads 111 from oxidation.

请参阅图1-11,为该具细线路的超薄电路板200的制作方法,其步骤包括:Please refer to Fig. 1-11, for the manufacturing method of the ultra-thin circuit board 200 with thin lines, the steps include:

第一步,请参阅图1,提供一铜箔10,该铜箔10为卷带式的压延铜箔或者电解铜箔,该铜箔10的厚度介于2μm-12μm。该铜箔10包括相背的第一表面11与第二表面12,採用卷對卷(roll-to-roll)工艺在第一表面11贴附一支撑结构层20,该支撑结构层20为聚对苯二甲酸类塑料(Polyethylene Terephthalate,PET),该支撑结构层20起补强该铜箔10的作用,以满足后续步骤加工时之机械强度之要求。支撑结构层20之材质还可为包含增强材料之环氧树脂板、纯环氧树脂板、酚醛树脂板或金属板等,当然不限于上述材料,一般具有支撑作用之材料均可用于作为支撑结构层。The first step, please refer to FIG. 1 , provides a copper foil 10 , the copper foil 10 is rolled copper foil or electrolytic copper foil, and the thickness of the copper foil 10 is between 2 μm-12 μm. The copper foil 10 includes a first surface 11 and a second surface 12 opposite to each other, and a support structure layer 20 is attached to the first surface 11 by a roll-to-roll process, and the support structure layer 20 is poly Polyethylene Terephthalate (PET), the supporting structure layer 20 is used to reinforce the copper foil 10 to meet the mechanical strength requirements of subsequent processing steps. The material of the supporting structure layer 20 can also be an epoxy resin board containing reinforcing materials, a pure epoxy resin board, a phenolic resin board or a metal plate, etc., of course it is not limited to the above materials, and generally any supporting material can be used as a supporting structure Floor.

第二步:请参阅图2,在该铜箔10的第二表面12形成第一绝缘介质层14,在本实施方式中,该第一绝缘介质层14是通过专用涂布机涂布液态的光敏树脂材料,对液态的该光敏树脂材料预烤后使其预固化形成在该第二表面12,如此,可以控制第一绝缘介质层14的厚度。具体地,该光敏树脂材料可以为光敏聚酰亚胺(Polyimide,PI)。因为对于普通的覆铜基板包括的绝缘层的厚度范围一般介于15μm-250μm,会导致最后制作形成的电路板厚度较厚。本实用新型中,通过涂布光敏树脂材料及预烤光敏树脂材料形成该第一绝缘介质层14的厚度介于5μm-15μm,优选为6μm,其厚度远小于覆铜基板包括的绝缘层的厚度,所以,如此有利于降低最后形成的电路板的厚度。The second step: please refer to FIG. 2, a first insulating dielectric layer 14 is formed on the second surface 12 of the copper foil 10. In this embodiment, the first insulating dielectric layer 14 is coated with a liquid by a special coating machine. The photosensitive resin material is formed on the second surface 12 by pre-baking the liquid photosensitive resin material and then pre-curing it. In this way, the thickness of the first insulating medium layer 14 can be controlled. Specifically, the photosensitive resin material may be photosensitive polyimide (Polyimide, PI). Because the thickness of the insulating layer included in the common copper-clad substrate is generally in the range of 15 μm-250 μm, the resulting circuit board will be thicker. In the present utility model, the thickness of the first insulating medium layer 14 formed by coating photosensitive resin material and prebaking photosensitive resin material is between 5 μm-15 μm, preferably 6 μm, which is much smaller than the thickness of the insulating layer included in the copper-clad substrate. , Therefore, it is beneficial to reduce the thickness of the final circuit board formed.

第三步,请参阅图3,对该第一绝缘介质层14进行曝光、显影,在该第一绝缘介质层14中形成多个第一开口140,该第一开口140暴露该铜箔10。The third step, referring to FIG. 3 , is to expose and develop the first insulating dielectric layer 14 to form a plurality of first openings 140 in the first insulating dielectric layer 14 , and the first openings 140 expose the copper foil 10 .

第四步,请参阅图4及图5,在该第一绝缘介质层14的表面电镀形成镀铜层16,形成该镀铜层16之后移除该支撑结构层20,该镀铜层16的厚度介于2μm-12μm,优选地,该镀铜层16的厚度与铜箔的厚度相等。形成该镀铜层16的同时电镀铜还填充多个该第一开口140形成至少一个导电孔142,至少一个该导电孔142后续用于使第一导电线路层101与第二导电线路层161相互电性导通。The fourth step, please refer to FIG. 4 and FIG. 5 , electroplating forms a copper plating layer 16 on the surface of the first insulating dielectric layer 14, and removes the support structure layer 20 after forming the copper plating layer 16, and the copper plating layer 16 is The thickness is between 2 μm-12 μm, preferably, the thickness of the copper plating layer 16 is equal to the thickness of the copper foil. While forming the copper plating layer 16, electroplating copper also fills a plurality of the first openings 140 to form at least one conductive hole 142, and at least one conductive hole 142 is subsequently used to connect the first conductive circuit layer 101 and the second conductive circuit layer 161. Electrical conduction.

第五步,请参阅图6-8,将该铜箔10与该镀铜层16分别形成第一导电线路层101与第二导电线路层161,从而得到具细线路的超薄电路板100。在本实施方式中,该第一导电线路层101与该第二导电线路层161均是通过微影制程形成。形成该第一导电线路层101与第二导电线路层161的方法为:In the fifth step, referring to FIGS. 6-8 , the copper foil 10 and the copper plating layer 16 are respectively formed into a first conductive circuit layer 101 and a second conductive circuit layer 161 , thereby obtaining an ultra-thin circuit board 100 with thin circuits. In this embodiment, the first conductive circuit layer 101 and the second conductive circuit layer 161 are both formed by photolithography. The method for forming the first conductive circuit layer 101 and the second conductive circuit layer 161 is as follows:

首先,请参阅图6,在该铜箔10与该镀铜层16的表面分别形成第一感光膜层103与第二感光膜层163,该第一感光膜层103与第二感光膜层163均为光敏感光膜,且是通过专用涂布机涂布及预烤后形成在该铜箔10与该镀铜层16的表面;光敏感光膜的分辨率可达2μm-10μm,光敏感光膜相较于干膜的分辨率更高,并且曝光机的曝光能力可达6μm,曝光后形成的线宽可达6μm,所以采用光敏感光膜曝光显影后能用于形成更细的导电线路。First, please refer to FIG. 6 , a first photosensitive film layer 103 and a second photosensitive film layer 163 are respectively formed on the surfaces of the copper foil 10 and the copper plating layer 16 , the first photosensitive film layer 103 and the second photosensitive film layer 163 Both are photosensitive films, and are formed on the surface of the copper foil 10 and the copper plating layer 16 after coating and pre-baking by a special coating machine; the resolution of the photosensitive film can reach 2 μm-10 μm, and the photosensitive film is relatively Compared with the dry film, the resolution is higher, and the exposure capability of the exposure machine can reach 6μm, and the line width formed after exposure can reach 6μm, so the light-sensitive photofilm can be used to form thinner conductive lines after exposure and development.

请参阅图7,对该第一感光膜层103及第二感光膜层163进行曝光及显影,该第一感光膜层103与该第二感光膜层163分别形成第一防护层105与第二防护层165。被第一防护层105与第二防护层165分别覆盖的铜箔10及镀铜层16不会被蚀刻。Referring to Fig. 7, the first photosensitive film layer 103 and the second photosensitive film layer 163 are exposed and developed, and the first photosensitive film layer 103 and the second photosensitive film layer 163 form the first protection layer 105 and the second photosensitive film layer 163 respectively. Protective layer 165. The copper foil 10 and the copper plating layer 16 respectively covered by the first protection layer 105 and the second protection layer 165 will not be etched.

请参阅图8,对未被第一防护层105与第二防护层165覆盖的铜箔10及镀铜层16进行蚀刻,得到该第一导电线路层101与第二导电线路层161;然后移除该第一防护层105与第二防护层165,得到具细线路的超薄电路板100。Referring to FIG. 8, the copper foil 10 and the copper plating layer 16 not covered by the first protective layer 105 and the second protective layer 165 are etched to obtain the first conductive circuit layer 101 and the second conductive circuit layer 161; After removing the first protective layer 105 and the second protective layer 165, an ultra-thin circuit board 100 with thin lines is obtained.

第六步,请参阅图9,在该第一导电线路层101与该第二导电线路层161表面分别形成第二绝缘介质层107与第三绝缘介质层167。形成第二绝缘介质层107与第三绝缘介质层167的方法同第一绝缘介质层14的方法。即是通过专用涂布机涂布光敏树脂材料及预烤光敏树脂材料形成。In the sixth step, please refer to FIG. 9 , forming a second insulating dielectric layer 107 and a third insulating dielectric layer 167 on the surfaces of the first conductive circuit layer 101 and the second conductive circuit layer 161 respectively. The method of forming the second insulating dielectric layer 107 and the third insulating dielectric layer 167 is the same as that of the first insulating dielectric layer 14 . That is, it is formed by coating photosensitive resin material and pre-baking photosensitive resin material by special coating machine.

第七步,请参阅图10,在该第二绝缘介质层107中形成多个第二开口109,该第二开口109之横截面之形状为圆形,当然亦可根据需要设计为其他形状。该第一导电线路层101从该第二开口109处裸露出来,定义此裸露出来之第一导电线路层为焊垫(pad)111,在本实施方式中,所述焊垫111为铜垫。The seventh step, referring to FIG. 10 , is to form a plurality of second openings 109 in the second insulating dielectric layer 107 . The cross-sectional shape of the second openings 109 is circular, and of course other shapes can be designed as required. The first conductive circuit layer 101 is exposed from the second opening 109, and the exposed first conductive circuit layer is defined as a pad 111. In this embodiment, the pad 111 is a copper pad.

第八步,请参阅图11,在该焊垫表面形成金垫113,从而形成该具细线路的超薄电路板200。本实施例中,形成该金垫113之方式为电镀金。电镀金之作用为保护所述焊垫111以防止其氧化。当然,亦可在所述焊垫111上形成银垫、锡垫等导电材料。The eighth step, referring to FIG. 11 , is to form a gold pad 113 on the surface of the solder pad, thereby forming the ultra-thin circuit board 200 with thin lines. In this embodiment, the gold pad 113 is formed by electroplating gold. The function of electroplating gold is to protect the pads 111 from oxidation. Certainly, conductive materials such as silver pads and tin pads may also be formed on the pads 111 .

请参阅图12,本实用新型第三实施例还提供一种具细线路的超薄电路板300,其包括n个导电线路层30及n+1个绝缘介质层40。每相邻的两个导电线路层30之间设置有一绝缘介质层40,处于最外层的两导电线路层30的表面分别设置有一绝缘介质层40,其中,n为自然数,n≧2。Please refer to FIG. 12 , the third embodiment of the present invention also provides an ultra-thin circuit board 300 with thin circuits, which includes n conductive circuit layers 30 and n+1 insulating dielectric layers 40 . An insulating medium layer 40 is provided between every two adjacent conductive circuit layers 30 , and an insulating medium layer 40 is provided on the surfaces of the two outermost conductive circuit layers 30 , wherein n is a natural number, n≧2.

该绝缘介质层40的材料为液态的光敏树脂材料经过涂布及预固化形成。该绝缘介质层40的厚度介于5μm-15μm。该导电线路层30的厚度为2μm-12μm,优选为6μm。The material of the insulating medium layer 40 is formed by coating and pre-curing a liquid photosensitive resin material. The thickness of the insulating dielectric layer 40 is between 5 μm-15 μm. The thickness of the conductive circuit layer 30 is 2 μm-12 μm, preferably 6 μm.

设置在每相邻的两个导电线路层30之间的该绝缘介质层40开设有至少一个导电孔442,该导电孔442用于电性导通每相邻的该导电线路层30。处于最外层导电线路层30表面的其中一个该绝缘介质层40包括有多个第二开口309,该第二开口309用于暴露该导电线路层30形成焊垫311,该焊垫311的表面形成有金垫313,电镀金之作用为保护所述焊垫以防止其氧化。The insulating medium layer 40 disposed between every two adjacent conductive circuit layers 30 defines at least one conductive hole 442 , and the conductive hole 442 is used for electrically connecting each adjacent conductive circuit layer 30 . One of the insulating dielectric layers 40 on the surface of the outermost conductive circuit layer 30 includes a plurality of second openings 309, and the second openings 309 are used to expose the conductive circuit layer 30 to form a solder pad 311, and the surface of the solder pad 311 A gold pad 313 is formed, and the function of electroplating gold is to protect the pad from oxidation.

综上所述,本新型提供的具细线路的超薄电路板,仅提供一个原始铜箔,在该原始铜箔上涂布形成绝缘介质层及在该绝缘介质层上电镀形成镀铜层,使最终形成的该电路板100、200、300的厚度(第一导电线路的厚度加上第二导电线路层的厚度加上第一、第二及第三绝缘介质层的厚度)最低可以降至19μm,由于可以控制绝缘介质层与镀铜层的厚度,从而可以制作形成超薄电路板;该绝缘介质层不仅用于作为第一导线路层与第二导电线路层之间的中间层,还用于曝光显影形成导电线路,由于采用光敏树脂材料来曝光显影形成导电线路,从而可以用于形成导电线路图案的间隙(Pitch)较窄;由于该光敏树脂材料能用于曝光显影,重复上述形成绝缘介质层与电镀铜层的步骤,可以制作形成多层电路板。In summary, the ultra-thin circuit board with thin lines provided by the present invention only provides an original copper foil, which is coated on the original copper foil to form an insulating dielectric layer and electroplated on the insulating dielectric layer to form a copper plating layer. The thickness of the final formed circuit board 100, 200, 300 (the thickness of the first conductive circuit plus the thickness of the second conductive circuit layer plus the thickness of the first, second and third insulating medium layer) can be reduced to the minimum 19μm, because the thickness of the insulating dielectric layer and the copper plating layer can be controlled, so that an ultra-thin circuit board can be produced; the insulating dielectric layer is not only used as an intermediate layer between the first conductive line layer and the second conductive line layer, but also It is used for exposure and development to form conductive lines. Since the photosensitive resin material is used to expose and develop conductive lines to form conductive lines, the gap (Pitch) that can be used to form conductive line patterns is narrow; because the photosensitive resin material can be used for exposure and development, repeat the above formation The steps of the insulating dielectric layer and the electroplating copper layer can be fabricated to form a multilayer circuit board.

可以理解的是,以上实施例仅用来说明本实用新型,并非用作对本实用新型的限定。对于本领域的普通技术人员来说,根据本实用新型的技术构思做出的其它各种相应的改变与变形,都落在本实用新型权利要求的保护范围之内。It can be understood that the above embodiments are only used to illustrate the present utility model, and are not used to limit the present utility model. For those skilled in the art, other corresponding changes and deformations made according to the technical concept of the utility model all fall within the protection scope of the claims of the utility model.

Claims (10)

1. it is a kind of have fine rule road ultrathin circuit board, it includes:First conductive circuit layer, the second conductive circuit layer, positioned at first The first insulating medium layer between conductive circuit layer and the second conductive circuit layer, the material of the first insulating medium layer is the light of liquid Quick resin material is formed by coating and precuring, and first insulating medium layer offers conductive hole, and the conductive hole is used for electrical Turn on first conductive circuit layer and the second conductive circuit layer.
2. the ultrathin circuit board of fine rule road is had as claimed in claim 1, it is characterised in that also including positioned at the first conducting wire Second insulating medium layer of layer surface, and positioned at the 3rd insulating medium layer of the second conductive circuit layer table, second insulation is situated between Matter layer and the photosensitive resin material that the 3rd insulating medium layer is liquid are formed by coating and precuring.
3. the ultrathin circuit board of fine rule road is had as claimed in claim 2, it is characterised in that second insulating medium layer is included Multiple second is open, and the part that second opening exposes first conductive circuit layer is formed as weld pad.
4. the ultrathin circuit board of fine rule road is had as claimed in claim 3, it is characterised in that the weld pad surface is formed with gold pad.
5. the ultrathin circuit board of tool fine rule road as claimed in claim 2, it is characterised in that first insulating medium layer, this The thickness of two insulating medium layers and the 3rd insulating medium layer is between 5 μm -15 μm.
6. the ultrathin circuit board of tool fine rule road as claimed in claim 1, it is characterised in that first conductive circuit layer with this The thickness of two conductive circuit layers is between 2 μm -12 μm.
7. it is a kind of have fine rule road ultrathin circuit board, it includes:It includes n conductive circuit layer and n+1 insulating medium layer, often An insulating medium layer is provided between two adjacent conductive circuit layers, the surface difference in outermost two conductive circuit layer An insulating medium layer is provided with, the material of the insulating medium layer is coated with and precuring shape for the photosensitive resin material of liquid passes through Into the insulating medium layer between being arranged on per two adjacent conductive circuit layers offers at least one conductive hole, the conduction Hole is used for the conductive circuit layer of adjacent two that electrically conducts, and one of them insulation in outermost layer conducting wire layer surface is situated between Matter layer includes multiple second and is open, and this second to be open and form weld pad for exposing the conductive circuit layer, wherein, n is natural number, n≧2。
8. the ultrathin circuit board of fine rule road is had as claimed in claim 7, it is characterised in that the weld pad surface is formed with gold pad.
9. the ultrathin circuit board of fine rule road is had as claimed in claim 8, it is characterised in that the thickness of the insulating medium layer is situated between In 5 μm -15 μm.
10. the ultrathin circuit board of fine rule road is had as claimed in claim 9, it is characterised in that the thickness of the conductive circuit layer is situated between In 2 μm -12 μm.
CN201620890618.4U 2016-08-16 2016-08-16 Has the ultrathin circuit board of fine rule road Active CN206212398U (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201620890618.4U CN206212398U (en) 2016-08-16 2016-08-16 Has the ultrathin circuit board of fine rule road

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201620890618.4U CN206212398U (en) 2016-08-16 2016-08-16 Has the ultrathin circuit board of fine rule road

Publications (1)

Publication Number Publication Date
CN206212398U true CN206212398U (en) 2017-05-31

Family

ID=58755958

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201620890618.4U Active CN206212398U (en) 2016-08-16 2016-08-16 Has the ultrathin circuit board of fine rule road

Country Status (1)

Country Link
CN (1) CN206212398U (en)

Similar Documents

Publication Publication Date Title
US8124880B2 (en) Circuit board and method for manufacturing thereof
TWI640234B (en) Circuit board with coppercircuit and method for manufacturing same
TWI484875B (en) Circuit board and method for manufacturing same
US20090288873A1 (en) Wiring board and method of manufacturing the same
US20070272654A1 (en) Method for Manufacturing Circuit Board
JPWO2018211733A1 (en) Printed wiring board and manufacturing method thereof
TWI676404B (en) Hollow flexible circuit board and method for manufacturing same
CN102196668B (en) Method for manufacturing circuit board
CN111212528A (en) Method for manufacturing multilayer printed circuit board
TWI672086B (en) Method for manufacturing circuit board
CN110402020A (en) A flexible printed circuit board and its manufacturing method
JPWO2012124421A1 (en) Flexible multilayer board
TWI661751B (en) Printed circuit board and method for manufacturing the same
TWI656819B (en) Flexible circuit board manufacturing method
CN102026489B (en) How to make a circuit board
CN206212398U (en) Has the ultrathin circuit board of fine rule road
KR20140039921A (en) Method of manufacturing printed circuit board
CN103354702B (en) Microwave circuit board manufacturing method and circuit board manufactured by same
CN110876239B (en) Circuit board and manufacturing method thereof
CN113873771A (en) Manufacturing process suitable for ultra-fine FPC (flexible printed circuit) circuit
CN104979733B (en) Connector manufacturing method
TWI420990B (en) Method for manufacturing printed circuit board
TWI640233B (en) Circuit board unit with fine circuit and method for manufacturing same
CN110650587A (en) Flexible circuit board and manufacturing method thereof
CN103841753A (en) Printed circuit board and manufacturing method thereof

Legal Events

Date Code Title Description
GR01 Patent grant
GR01 Patent grant
CP01 Change in the name or title of a patent holder

Address after: 518105 Guangdong city of Shenzhen province Baoan District Songgang street Chuanyan Luo Lu Yan

Co-patentee after: Hongqisheng Precision Electronic (Qinhuangdao) Co., Ltd.

Patentee after: Peng Ding Holdings (Shenzhen) Limited by Share Ltd

Address before: 518105 Guangdong city of Shenzhen province Baoan District Songgang street Chuanyan Luo Lu Yan

Co-patentee before: Hongqisheng Precision Electronic (Qinhuangdao) Co., Ltd.

Patentee before: Fuku Precision Components (Shenzhen) Co., Ltd.

CP01 Change in the name or title of a patent holder