CN205563550U - KVM module of PS2 interface based on soft nuclear of microblaze - Google Patents
KVM module of PS2 interface based on soft nuclear of microblaze Download PDFInfo
- Publication number
- CN205563550U CN205563550U CN201620327040.1U CN201620327040U CN205563550U CN 205563550 U CN205563550 U CN 205563550U CN 201620327040 U CN201620327040 U CN 201620327040U CN 205563550 U CN205563550 U CN 205563550U
- Authority
- CN
- China
- Prior art keywords
- module
- kvm
- microblaze
- interface
- slave
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 230000002093 peripheral effect Effects 0.000 claims abstract description 5
- 238000012545 processing Methods 0.000 claims description 2
- 230000006870 function Effects 0.000 abstract description 9
- 238000000034 method Methods 0.000 description 3
- 238000004891 communication Methods 0.000 description 2
- 230000009471 action Effects 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000006855 networking Effects 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
- 230000008685 targeting Effects 0.000 description 1
Landscapes
- Multi Processors (AREA)
Abstract
本实用新型公开了一种基于Microblaze软核的PS2接口的KVM模块,属于管理板的KVM功能实现系统技术领域,其结构包括嵌入在FPGA中的Microblaze软核处理器,包括读取DDC信息的I2C 主模块和I2C 从模块;连接PS2键鼠的PS2主模块和连接PS2主机的PS2从模块;操作屏显示OSD模块和GPIO模块;管理内存的DDR3存储模块和用于接收和发射数据的UART接口模块,以及将上述外设模块挂载到Microblaze上的AXI总线。本实用新型的一种基于Microblaze软核的PS2接口的KVM模块和现有技术相比,此KVM模块适用于信息控制中心、证券/金融交易系统、银行数据中心、工业控制环境、教学环境、测试中心等所有的多服务器或多计算机的工作环境中,利用FPGA单片来实现KVM功能可以减少板卡大小面积、提高速度及稳定性,科学合理、降低成本。
The utility model discloses a KVM module based on the PS2 interface of the Microblaze soft core, which belongs to the technical field of the KVM function realization system of the management board, and its structure includes a Microblaze soft core processor embedded in the FPGA, including an I2C for reading DDC information Main module and I2C slave module; PS2 master module connected to PS2 mouse and keyboard and PS2 slave module connected to PS2 host; operation screen display OSD module and GPIO module; DDR3 storage module for memory management and UART interface module for receiving and transmitting data , and mount the above peripheral modules to the AXI bus on the Microblaze. A kind of KVM module based on the PS2 interface of Microblaze soft core of the present utility model compares with prior art, and this KVM module is applicable to information control center, securities/financial transaction system, bank data center, industrial control environment, teaching environment, test In all multi-server or multi-computer working environments such as the center, using FPGA single chip to realize KVM function can reduce the size and area of the board card, improve speed and stability, be scientific and reasonable, and reduce costs.
Description
技术领域 technical field
本实用新型涉及管理板的KVM功能实现系统技术领域,具体地说是一种基于Microblaze软核的PS2接口的KVM模块。 The utility model relates to the technical field of a KVM function realization system of a management board, in particular to a KVM module of a PS2 interface based on a Microblaze soft core.
背景技术 Background technique
MicroBlaze嵌入式软核是一个被Xilinx公司优化过的可以嵌入在FPGA中的RISC处理器软核,具有运行速度快、占用资源少、可配置性强等优点,广泛应用于通信、军事、高端消费市场等领域。Xilinx公司的MicroBlaze 32位软处理器核是支持CoreConnect总线的标准外设集合。MicroBlaze处理器运行在150MHz时钟下,可提供125 D-MIPS的性能,非常适合设计针对网络、电信、数据通信和消费市场的复杂嵌入式系统。 MicroBlaze embedded soft core is a RISC processor soft core optimized by Xilinx that can be embedded in FPGA. It has the advantages of fast running speed, less resource occupation and strong configurability. It is widely used in communications, military, and high-end consumption market and other areas. Xilinx's MicroBlaze 32-bit soft processor core is a standard set of peripherals that supports the CoreConnect bus. Running at a 150MHz clock, the MicroBlaze processor delivers 125 D-MIPS of performance, making it ideal for designing complex embedded systems targeting the networking, telecom, datacom and consumer markets.
FPGA(Field-ProgrammableGateArray),即现场可编程门阵列,它是在PAL、GAL、CPLD等可编程器件的基础上进一步发展的产物。它是作为专用集成电路(ASIC)领域中的一种半定制电路而出现的,既解决了定制电路的不足,又克服了原有可编程器件门电路数有限的缺点。 FPGA (Field-Programmable GateArray), that is, field programmable gate array, is a product of further development on the basis of programmable devices such as PAL, GAL, and CPLD. It emerged as a semi-custom circuit in the field of application-specific integrated circuits (ASIC), which not only solves the shortcomings of custom circuits, but also overcomes the shortcomings of the limited number of original programmable device gates.
KVM:就是KeyboardVideoMouse的缩写。KVM交换机通过直接连接键盘、视频和鼠标(KVM)端口,让您能够访问和控制计算机。KVM技术无需目标服务器修改软件。这就意味着可以在Windows的BIOS环境下,随时访问目标计算机。KVM提供真正的主板级别访问,并支持多平台服务器和串行设备。 KVM: It is the abbreviation of KeyboardVideoMouse. KVM switches allow you to access and control computers through direct connections to keyboard, video, and mouse (KVM) ports. KVM technology does not require the target server to modify the software. This means that the target computer can be accessed at any time under the Windows BIOS environment. KVM provides true motherboard-level access and supports multi-platform servers and serial devices.
在先前的多单元服务器中,管理板的KVM功能实现是通过CPLD+单片机实现的。KVM功能的键盘鼠标是在CPLD搭建了一个PS2转I2C模块,通过I2C总线和单片机进行通信,单片机外挂CH375和HUB来实现各个主板之间通信。在整个多单元服务器中,要实现KVM功能需要主芯片比较多,在电路布局时存在不便,考虑到电路设计时电路板的大小以及减少芯片数量。 In previous multi-unit servers, the KVM function of the management board was realized through CPLD+single-chip microcomputer. The keyboard and mouse with KVM function is a PS2-to-I2C module built in CPLD, which communicates with the single-chip microcomputer through the I2C bus, and the single-chip microcomputer is plugged with CH375 and HUB to realize the communication between each motherboard. In the entire multi-unit server, many main chips are required to realize the KVM function, which is inconvenient in the circuit layout, considering the size of the circuit board and reducing the number of chips in the circuit design.
发明内容Contents of the invention
本实用新型的技术任务是针对以上不足之处,提供利用FPGA单片来实现KVM功能的一种基于Microblaze软核的PS2接口的KVM模块。 The technical task of the present utility model is to provide a kind of KVM module based on the PS2 interface of the Microblaze soft core that utilizes the FPGA single chip to realize the KVM function.
本实用新型解决其技术问题所采用的技术方案是:一种基于Microblaze软核的PS2接口的KVM模块,模块包括嵌入在FPGA的Microblaze软核处理器,包括读取DDC信息的I2C 主模块和I2C 从模块;连接PS2键鼠的PS2主模块和连接PS2主机的PS2从模块;调取OSD信号进行通道选择的操作屏显示OSD模块;连接控制信号的GPIO模块;管理内存的DDR3存储模块和用于接收和发射数据的UART接口模块,所述的KVM模块还包括将上述外设模块挂载到Microblaze上的AXI总线。 The technical solution adopted by the utility model to solve its technical problems is: a KVM module based on the PS2 interface of the Microblaze soft core, the module includes a Microblaze soft core processor embedded in the FPGA, including an I2C main module and an I2C module for reading DDC information Slave module; PS2 master module connected to PS2 keyboard and mouse and PS2 slave module connected to PS2 host; operation screen display OSD module for calling OSD signal for channel selection; GPIO module connected to control signal; DDR3 storage module for memory management and used for A UART interface module for receiving and transmitting data, and the KVM module also includes an AXI bus for mounting the above-mentioned peripheral modules on the Microblaze.
其中,操作屏显示OSD模块、DDR3存储模块、GPIO模块、UART模块、PS2主模块、PS2从模块、I2C主模块、I2C从模块以及UART接口模块并联于AXI总线。 Among them, the operation screen displays OSD module, DDR3 storage module, GPIO module, UART module, PS2 master module, PS2 slave module, I2C master module, I2C slave module and UART interface module connected in parallel to AXI bus.
操作屏显示OSD模块与显示器相连接;GPIO模块与控制信号相连接;PS2从模块与带有PS2口的主机相连接;PS2主模块与PS2键鼠相连接;I2C从模块与主机相连接;I2C主模块与显示器相连接;UART接口模块与调试串口相连接。 The operation screen displays that the OSD module is connected with the display; the GPIO module is connected with the control signal; the PS2 slave module is connected with the host with PS2 port; the PS2 master module is connected with the PS2 keyboard and mouse; the I2C slave module is connected with the host; The main module is connected with the display; the UART interface module is connected with the debugging serial port.
优选的,该模块还包括对硬件进行软件开发的SDK工具。 Preferably, the module also includes an SDK tool for software development of the hardware.
优选的,该模块还包括处理缓存的MCU模块。 Preferably, the module also includes an MCU module for processing cache.
本实用新型的一种基于Microblaze软核的PS2接口的KVM模块和现有技术相比,此KVM模块适用于信息控制中心、呼叫中心、证券/金融交易系统、银行数据中心、工业控制环境、教学环境、测试中心等所有的多服务器或多计算机的工作环境中,利用FPGA单片来实现KVM功能可以减少板卡大小面积、减小系统的复杂性,提高速度及稳定性,降低功耗和成本。 Compared with the prior art, a kind of KVM module of PS2 interface based on Microblaze soft core of the present utility model is suitable for information control center, call center, securities/financial transaction system, bank data center, industrial control environment, teaching In all multi-server or multi-computer working environments such as environment and test center, using FPGA single chip to realize KVM function can reduce the size and area of the board, reduce the complexity of the system, improve speed and stability, and reduce power consumption and cost .
附图说明 Description of drawings
下面结合附图对本实用新型进一步说明。 Below in conjunction with accompanying drawing, the utility model is further described.
附图1为一种基于Microblaze软核的PS2接口的KVM模块在FPGA内部框图。 Accompanying drawing 1 is a kind of KVM module of PS2 interface based on Microblaze soft core inside FPGA block diagram.
具体实施方式 detailed description
下面结合附图和具体实施例对本实用新型作进一步说明。 Below in conjunction with accompanying drawing and specific embodiment the utility model is further described.
本实用新型的一种基于Microblaze软核的PS2接口的KVM模块,其结构包括嵌入在FPGA中的Microblaze软核处理器、嵌入式RAM(BRAM),Microblaze分别连接Dlmb控制模块和Ilmb控制模块,BRAM分别连接Dlmb控制模块和Ilmb控制模块。所述DLMB(DataLocalMemoryBus):数据接口,本地存储器总线,用于高速数据交换。 所述ILMB(InstructionLocalMemoryBus);指令接口,实现高速指令读取。 A kind of KVM module based on the PS2 interface of Microblaze soft core of the present utility model, its structure comprises Microblaze soft core processor embedded in FPGA, embedded RAM (BRAM), Microblaze connects Dlmb control module and Ilmb control module respectively, BRAM Connect the Dlmb control module and the Ilmb control module respectively. The DLMB (DataLocalMemoryBus): a data interface, a local memory bus, used for high-speed data exchange. The ILMB (InstructionLocalMemoryBus); an instruction interface, realizes high-speed instruction reading.
Microblaze通过AXI总线连接DDR3存储模块、GPIO模块、UART模块、PS2主模块、PS2从模块、I2C主模块、I2C从模块、以及操作屏显示OSD模块。其中,操作屏显示OSD模块、DDR3存储模块、GPIO模块、UART模块、PS2主模块、PS2从模块、I2C主模块、I2C从模块以及UART接口模块并联于AXI总线。 Microblaze connects DDR3 storage module, GPIO module, UART module, PS2 master module, PS2 slave module, I2C master module, I2C slave module, and operation screen display OSD module through AXI bus. Among them, the operation screen displays OSD module, DDR3 storage module, GPIO module, UART module, PS2 master module, PS2 slave module, I2C master module, I2C slave module and UART interface module connected in parallel to AXI bus.
其中,I2C主模块和I2C从模块用来读取DDC信息并分别与显示器、主机相连接,PS2主模块连接PS2键鼠的,PS2从模块连接带有PS2接口的主机,操作屏显示OSD模块调取OSD进行通道选择并与显示器相连接,GPIO模块与控制信号相连接,UART接口模块与调试串口相连接。 Among them, the I2C master module and the I2C slave module are used to read DDC information and are connected to the display and the host respectively, the PS2 master module is connected to the PS2 keyboard and mouse, and the PS2 slave module is connected to the host computer with the PS2 interface. Take the OSD for channel selection and connect it with the display, connect the GPIO module with the control signal, and connect the UART interface module with the debugging serial port.
该模块还包括对硬件进行软件开发的SDK工具。 The module also includes SDK tools for software development on the hardware.
该模块还包括处理缓存的MCU模块。 The block also includes the MCU block that handles the cache.
OSD是屏上显示的英文简称,DDR3是同步动态随机存取的存储器的英文简称,GPIO是通用输入/输出的英文简称,UART是通用异步收发传输器英文简称,I2C是由飞利浦公司开发的两线式串行总线的英文简称,SDK是软件开发包的英文简称,MCU是微控制单元的英文简称。 OSD is the English abbreviation for On-Screen Display, DDR3 is the English abbreviation for Synchronous Dynamic Random Access Memory, GPIO is the English abbreviation for General Input/Output, UART is the English abbreviation for Universal Asynchronous Receiver Transmitter, and I2C is a two-part system developed by Philips. The English abbreviation of Wired Serial Bus, SDK is the English abbreviation of Software Development Kit, and MCU is the English abbreviation of Micro Control Unit.
本方案的实现方式是通过AXI总线将各个外设模块挂载到Microblaze软核处理器上,待硬件搭建完成后,通过SDK工具对硬件模块进行软件开发,通过软件来实现PS2截取键值以及通过键值来调取OSD和分配通道的功能,由CPU截取的PS2主模块键值经过CPU处理送给PS2从模块发送到主机端,I2C主模块通过软件读取当前接入显示器的直接数字控制系统(DDC)信息后由MCU模块处理缓存,等待I2C从模块读取。 The implementation method of this solution is to mount each peripheral module on the Microblaze soft-core processor through the AXI bus. The key value is used to call the OSD and allocate channel functions. The PS2 main module key value intercepted by the CPU is processed by the CPU and sent to the PS2 from the module to the host. The I2C main module reads the direct digital control system currently connected to the display through software. (DDC) After the information is cached by the MCU module, it waits for the I2C to read from the module.
使用方法: Instructions:
将载有KVM模块的管理板及多单元服务器环境准备完毕后,给管理板上电后,热插拔PS2键鼠设备,通过PS2键盘调出OSD界面来进行通道选择,确定通道后按enter键进入选择的通道后,操作PS2键鼠通过显示器可以看到操作动作。 After preparing the management board with the KVM module and the multi-unit server environment, power on the management board, hot-swap the PS2 keyboard and mouse device, call up the OSD interface through the PS2 keyboard to select the channel, and press the enter key after confirming the channel After entering the selected channel, operate the PS2 keyboard and mouse to see the operation action through the monitor.
通过上面具体实施方式,所述技术领域的技术人员可容易的实现本实用新型。但是应当理解,本实用新型并不限于上述的几种具体实施方式。在公开的实施方式的基础上,所述技术领域的技术人员可任意组合不同的技术特征,从而实现不同的技术方案。 Through the above specific implementation methods, those skilled in the art can easily realize the utility model. However, it should be understood that the utility model is not limited to the above-mentioned several specific implementation modes. On the basis of the disclosed embodiments, those skilled in the art can arbitrarily combine different technical features, so as to realize different technical solutions.
Claims (3)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201620327040.1U CN205563550U (en) | 2016-04-19 | 2016-04-19 | KVM module of PS2 interface based on soft nuclear of microblaze |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201620327040.1U CN205563550U (en) | 2016-04-19 | 2016-04-19 | KVM module of PS2 interface based on soft nuclear of microblaze |
Publications (1)
Publication Number | Publication Date |
---|---|
CN205563550U true CN205563550U (en) | 2016-09-07 |
Family
ID=56809591
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201620327040.1U Active CN205563550U (en) | 2016-04-19 | 2016-04-19 | KVM module of PS2 interface based on soft nuclear of microblaze |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN205563550U (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN106502930A (en) * | 2016-10-27 | 2017-03-15 | 福建星网视易信息系统有限公司 | The method and apparatus that GPIO based on windows platforms simulates serial line interface |
CN107678725A (en) * | 2017-10-30 | 2018-02-09 | 济南浪潮高新科技投资发展有限公司 | A kind of method and device that matrix form KVM is realized based on FPGA |
CN112835821A (en) * | 2020-11-24 | 2021-05-25 | 深圳市国科亿道科技有限公司 | Method for simulating PS2 interface through GPIO port of single chip microcomputer, single chip microcomputer and system |
CN115206255A (en) * | 2022-06-17 | 2022-10-18 | 中航华东光电有限公司 | Aviation display control system and method |
-
2016
- 2016-04-19 CN CN201620327040.1U patent/CN205563550U/en active Active
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN106502930A (en) * | 2016-10-27 | 2017-03-15 | 福建星网视易信息系统有限公司 | The method and apparatus that GPIO based on windows platforms simulates serial line interface |
CN106502930B (en) * | 2016-10-27 | 2019-08-02 | 福建星网视易信息系统有限公司 | The method and apparatus of GPIO simulation serial line interface based on windows platform |
CN107678725A (en) * | 2017-10-30 | 2018-02-09 | 济南浪潮高新科技投资发展有限公司 | A kind of method and device that matrix form KVM is realized based on FPGA |
CN112835821A (en) * | 2020-11-24 | 2021-05-25 | 深圳市国科亿道科技有限公司 | Method for simulating PS2 interface through GPIO port of single chip microcomputer, single chip microcomputer and system |
CN112835821B (en) * | 2020-11-24 | 2024-04-09 | 深圳市国科亿道科技有限公司 | Method for simulating PS2 interface through GPIO port of singlechip, singlechip and system |
CN115206255A (en) * | 2022-06-17 | 2022-10-18 | 中航华东光电有限公司 | Aviation display control system and method |
CN115206255B (en) * | 2022-06-17 | 2024-04-19 | 中航华东光电有限公司 | Aviation display control system and method |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
WO2021244194A1 (en) | Register reading/writing method, chip, subsystem, register group, and terminal | |
US9654342B2 (en) | Bandwidth configurable IO connector | |
CN205563550U (en) | KVM module of PS2 interface based on soft nuclear of microblaze | |
CN100464319C (en) | Device and method for implementing communication between processors | |
US20250165427A1 (en) | Pcie network card and interface mode switching method therefor, electronic device, and storage medium | |
CN112256615B (en) | USB conversion interface device | |
CN107908587A (en) | Real-time data acquisition transmitting device based on USB3.0 | |
CN111400240A (en) | Circuit board and artificial intelligence edge computing embedded controller | |
US10176133B2 (en) | Smart device with no AP | |
CN205665661U (en) | KVM module based on microblaze is soft to verify existing USB function | |
CN209879377U (en) | Calculation board card | |
CN110287142B (en) | Multifunctional space-borne supercomputing device and satellite | |
CN101140551A (en) | A device for realizing asynchronous serial communication of digital signal processor | |
CN202795364U (en) | Dynamically reconfigurable test measuring instrument | |
CN206292594U (en) | A kind of embedded system based on MINIITX industrial control mainboards and Win7 | |
CN102662894A (en) | General bus slave unit interface | |
CN117421268A (en) | Interconnection system, equipment and network | |
CN216352292U (en) | Server mainboard and server | |
CN209086914U (en) | The industrial control mainboard of multi-USB interface and more PCI-E expansion interfaces | |
CN106055043A (en) | Intelligent control mainboard of server | |
CN208190652U (en) | A kind of mainboard of full duplex Universal Synchronous Asynchronous serial transceiver | |
CN113656343A (en) | On-site programmable gate array circuit, data transmission method, chip and system | |
CN209311880U (en) | A switch quantity acquisition and control device | |
CN201142073Y (en) | Motherboard circuit and expansion card | |
CN100377135C (en) | Double-bus adapter card |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
TR01 | Transfer of patent right |
Effective date of registration: 20230424 Address after: 250000 building S02, No. 1036, Langchao Road, high tech Zone, Jinan City, Shandong Province Patentee after: Shandong Inspur Scientific Research Institute Co.,Ltd. Address before: No. 1036, Shun Ya Road, Ji'nan high tech Zone, Shandong Province Patentee before: INSPUR GROUP Co.,Ltd. |
|
TR01 | Transfer of patent right |