CN205430208U - Broadband voltage controlled oscillator and frequency synthesizer - Google Patents
Broadband voltage controlled oscillator and frequency synthesizer Download PDFInfo
- Publication number
- CN205430208U CN205430208U CN201620248572.6U CN201620248572U CN205430208U CN 205430208 U CN205430208 U CN 205430208U CN 201620248572 U CN201620248572 U CN 201620248572U CN 205430208 U CN205430208 U CN 205430208U
- Authority
- CN
- China
- Prior art keywords
- pmos
- current source
- controlled oscillator
- voltage controlled
- resonance modules
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn - After Issue
Links
Landscapes
- Inductance-Capacitance Distribution Constants And Capacitance-Resistance Oscillators (AREA)
Abstract
The utility model discloses a broadband voltage controlled oscillator and frequency synthesizer. This broadband voltage controlled oscillator include: current source module (1), resonator module (2) and peak value detection module (3), current source module (1) is connected to resonator module (2) are used for doing resonator module (2) provide adjustable electric current source, resonator module (2) are used for producing resonance and export resonant frequency, peak value detection module (3) are connected to respectively resonator module (2) and current source module (1) is used for detecting the peak voltage of resonator module (2) feeds back extremely current source module (1) is in order to adjust the output current of current source module (1), and then adjustment the peak voltage of resonator module (2). This broadband voltage controlled oscillator output frequency band width and small in noise, use this broadband voltage controlled oscillator frequency synthesizer output frequency band width, the area is little and the low power dissipation.
Description
Technical field
This utility model relates to frequency synthesizer technique field, particularly relates to a kind of wideband voltage controlled oscillator and frequency synthesizer.
Background technology
At wireless communication field, in order to meet the communication requirements such as the growing voice of user, video and browsing data, need to design the chip of the compatible various protocols of a energy.At present, although occurring in that some support the communication chip of multi-protocols on the market, but those are all the radio frequency chip meeting each communication protocol to be stacked on a PCB (printed circuit board) above simply, belong to simple board-level integration, have the defect that area is big, cost is high.
In a communications system, a critically important module is exactly frequency synthesizer (FS).In order to make the compatible various protocols of chip piece energy, it is necessary to a broadband frequency synthesizer.In the prior art, mainly broadband frequency synthesizer is realized by following three kinds of modes.
Mode one: use multiple phaselocked loop (PLL) in frequency synthesizer, each phaselocked loop covers certain frequency scope.The defect of this technical scheme is exactly that area and power consumption are big, often increases a phaselocked loop, area and power consumption and just will double.
Mode two: use multiple voltage controlled oscillator (VCO) in frequency synthesizer, each voltage controlled oscillator covers certain frequency scope.The defect of this technical scheme is that area and power consumption are big, and needs to isolate multiple voltage controlled oscillators, and otherwise coupling effect is the most serious.
Mode three: simultaneously use voltage controlled oscillator and frequency mixer in frequency synthesizer.The defect of this technical scheme is that the spuious of frequency spectrum is very big with harmonic wave, the purity of the frequency spectrum of severe exacerbation output.Further, since use frequency mixer, need to re-use at least one inductance, thus considerably increase area.
Therefore, there is the technological deficiency that area is big, power consumption is high in broadband frequency synthesizer of the prior art.
Utility model content
The broadband frequency synthesizer that the defect big for prior art middle width strip frequency synthesizer area, power consumption is high, this utility model a kind of area substantially reducing frequency synthesizer of offer and the wideband voltage controlled oscillator of power consumption and area are little, low in energy consumption.
The technical scheme that this utility model proposes with regard to above-mentioned technical problem is as follows:
On the one hand, it is provided that a kind of wideband voltage controlled oscillator, including current source module, resonance modules and peak detection block；
Described current source module is connected to described resonance modules, for providing adjustable current source for described resonance modules；Described resonance modules, is used for producing resonance export resonance frequency；Peak detection block, it is respectively connecting to described resonance modules and described current source module, for detecting the crest voltage of described resonance modules and feeding back to the described current source module output electric current with the described current source module of regulation, and then adjust the crest voltage of described resonance modules.
Preferably, described peak detection block includes the first PMOS and the second PMOS；The grid of described first PMOS is connected to the drain electrode of described second PMOS, forms the first test side；The drain electrode of described first PMOS is connected to the grid of described second PMOS, forms the second test side；Described first test side and described second test side are respectively connecting to the two ends of described resonance modules；The source electrode of described first PMOS and described second PMOS is respectively connecting to the two ends of described current source module.
Preferably, described resonance modules includes: negative resistance circuit, capacitor cell and the inductance being connected in parallel with described capacitor cell；Described first test side and described second test side are respectively connecting to the two ends of described inductance.
Preferably, the circle being shaped as having a gap of described inductance, the width in described gap is the distance at the two ends of described inductance.
Preferably, described inductance includes two coils in parallel, and the shape of the coil that said two is in parallel is the circle with a gap.
Preferably, described capacitor cell includes switched capacitor array and analog tuner electric capacity, and described switched capacitor array is in parallel with described analog tuner electric capacity；
Described switched capacitor array includes that n bar branch road arranged side by side, every branch road include two electric capacity and a switch, and switch series is associated between two electric capacity, and two electric capacity is not connected with one end of switch and is respectively connecting to described first test side and described second test side；Described analog tuner electric capacity includes two variable capacitances, and said two variable capacitance docks back-to-back, the externally connected VT in butt end.
Preferably, described current source module includes power supply, analogue current sources and switched current source array, described analogue current sources and switched current source array in parallel；
Described analogue current sources includes the 3rd PMOS and the 4th PMOS；Described power supply is respectively connecting to the source electrode of described 3rd PMOS, the source electrode of the 4th PMOS and one end of switched current source array；The drain electrode of described 3rd PMOS, the drain electrode of the 4th PMOS is connected with the other end of described switched current source array, and then is connected to described resonance modules；The grid of described 3rd PMOS is connected to the source electrode of described first PMOS, and the grid of described 4th PMOS is connected to the source electrode of described second PMOS；
Described switched current source array includes that n bar branch road arranged side by side, every branch road include that a DC source and a switch, DC source are connected with switch；One end of every branch road is connected to described power supply, and the other end is connected to drain electrode and the drain electrode of the 4th PMOS of described 3rd PMOS, and then is connected to described resonance modules.
Preferably, in described n bar branch road arranged side by side, from Article 1 to nth bar branch road, the current value of DC source is with the current value of the current source of Article 1 branch road as radix, multiple by 2 increases, until the 2 of the current value of the current source that the current value of the current source of nth bar branch road is the first branch roadn-1Times.
Preferably, described negative resistance circuit includes the 5th PMOS, the 6th PMOS, the first NMOS tube and the second NMOS tube；
The source electrode of described 5th PMOS is connected to the drain electrode of described 3rd PMOS；The grid of described 5th PMOS is respectively connecting to the drain electrode of described 6th PMOS, the grid of described first NMOS tube and the drain electrode of described second NMOS tube, forms the first outfan of described resonance modules；The drain electrode of the 5th PMOS is respectively connecting to the grid of described 6th PMOS, the drain electrode of the first NMOS tube and the grid of described second NMOS tube, forms the second outfan of described resonance modules；
Described first test side is connected with described first outfan, and described second test side is connected with described second outfan；Described capacitor cell and described inductance in parallel are between described first outfan and the second outfan；
The source electrode of described first NMOS tube and the source ground of described second NMOS tube.
On the other hand, additionally provide a kind of broadband frequency synthesizer, including: phase frequency detector, electric charge pump, wave filter, decimal frequency divider and above-mentioned wideband voltage controlled oscillator.
Implement this utility model embodiment, have the advantages that the crest voltage by peak detection block detection resonance modules and feed back to current source module, make peak detection block form negative feedback with current source module, can effectively adjust the amplitude of resonance modules, and then reduce phase noise.So, while guaranteeing resonance modules output wideband, the noise of voltage controlled oscillator can effectively be reduced.Furthermore, by the structure of the inductance of resonance modules is designed to circle so that the dielectric loss of inductance is minimum, reduce further phase noise, it is ensured that the broadband output of resonance modules.Additionally, current source module also includes switched current source array, the open and close of switched current source array can be controlled by external control signal, the electric current making current source changes along with the change of frequency, voltage controlled oscillator thus can be avoided to be operated in voltage restricted area, effectively control power consumption and the phase noise of voltage controlled oscillator.Use the broadband frequency synthesizer of this wideband voltage controlled oscillator, it is only necessary to use a voltage controlled oscillator, there is output band width, area is little, low in energy consumption and noise is little feature.
Accompanying drawing explanation
In order to be illustrated more clearly that this utility model embodiment or technical scheme of the prior art, the accompanying drawing used required in embodiment or description of the prior art will be briefly described below, apparently, accompanying drawing in describing below is only embodiments more of the present utility model, for those of ordinary skill in the art, on the premise of not paying creative work, it is also possible to obtain other accompanying drawing according to these accompanying drawings.
Fig. 1 is the wideband voltage controlled oscillator block diagram that this utility model provides；
Fig. 2 is the wideband voltage controlled oscillator electrical block diagram that this utility model provides；
Fig. 3 is the capacitor cell structural representation shown in Fig. 2；
Fig. 4 is the induction structure schematic diagram shown in Fig. 2；
Fig. 5 is the test result figure of the inductance shown in Fig. 2；
Fig. 6 is the switching current array structure schematic diagram shown in Fig. 2；
Fig. 7 is the frequency synthesizer architecture schematic diagram that this utility model provides.
Detailed description of the invention
Below in conjunction with the accompanying drawing in this utility model embodiment, the technical scheme in this utility model embodiment is clearly and completely described, it is clear that described embodiment is only a part of embodiment of this utility model rather than whole embodiments.Based on the embodiment in this utility model, the every other embodiment that those of ordinary skill in the art are obtained on the premise of not making creative work, broadly fall into the scope of this utility model protection.
Embodiment one wideband voltage controlled oscillator
Present embodiments providing a kind of wideband voltage controlled oscillator, see Fig. 1～6, this wideband voltage controlled oscillator includes: current source module 1, resonance modules 2 and peak detection block 3.
Current source module 1, is connected to resonance modules 2, for providing adjustable current source for described resonance modules 2.Resonance modules 2, is used for producing resonance export resonance frequency.Peak detection block 3, is respectively connecting to resonance modules 2 and current source module 1, for detecting the crest voltage of resonance modules 2 and feeding back to the current source module 1 output electric current with the described current source module 1 of regulation, and then adjusts the crest voltage of described resonance modules 2.
In the present embodiment, the operation principle of wideband voltage controlled oscillator is as follows:
Resonance modules 2 is RLC or LC oscillating circuit, is used for producing frequency of oscillation.Current source module 1 is for providing current source for resonance modules 2.Peak detection block 3 and current source module 1 constitute negative feedback loop, when the crest voltage that peak detection block 3 detects resonance modules 2 is bigger than normal or less than normal, testing result is fed back to current source module 1, and then the current value of current source module 1 is correspondingly decreased or increased, thus reach to regulate the purpose of the crest voltage of resonance modules 2.Therefore, the phase noise of wideband voltage controlled oscillator is available effectively adjusts.
Further, as in figure 2 it is shown, peak detection block 3 includes the first PMOS PM1 and the second PMOS PM2.The grid of the first PMOS PM1 is connected to the drain electrode of the second PMOS PM2, forms the first test side D1.The drain electrode of the first PMOS PM1 is connected to the grid of the second PMOS PM2, forms the second test side D2.First test side D1 and the second test side D2 is respectively connecting to the two ends of resonance modules 2.The source electrode of the first PMOS PM1 and the second PMOS PM2 is respectively connecting to the two ends of current source module 1.It should be understood that, although the present embodiment only gives a specific embodiment of peak detection block 3, but those skilled in the art are under the teaching of the present embodiment, it is also possible to convert a lot of other embodiments, such as PMOS is made into NMOS tube and changes connected mode accordingly.
Should be understood that in this utility model, " first ", " second " are intended merely to be distinguished the title of identical device with " the 3rd " etc. term, are not used to indicate that the sequencing of components and parts, are more not intended to limit this utility model.
Further, such as Fig. 1, shown in 2 and 6, current source module 1 includes power supply VDD, analogue current sources and switched current source array 11.Analogue current sources and switched current source array 11 are in parallel.
Specifically, analogue current sources includes the 3rd PMOS PM3 and the 4th PMOS PM4.Power supply VDDIt is respectively connecting to the source electrode of the 3rd PMOS PM3, the source electrode of the 4th PMOS PM4 and one end of switched current source array 11, thus provides running voltage for them.The drain electrode of the 3rd PMOS PM3, the drain electrode of the 4th PMOS PM4 is connected with the other end of switched current source array 11, and then is connected to resonance modules 2, thus provides operating current for resonance modules 2.The grid of the 3rd PMOS PM3 is connected to the source electrode of the first PMOS PM1, and the grid of the 4th PMOS PM4 is connected to the source electrode of the second PMOS PM2, thus receives the feedback signal from peak detection block 3.
Peak detection block 3 with the feedback circuit operation principle of current source 1 is: the crest voltage that the first and second PMOS PM1 and PM2 detect by force exports the grid of the third and fourth PMOS PM3 and PM4, when crest voltage is bigger than normal, the gate source voltage (V of the third and fourth PMOS PM3 and PM4GS) reduce, export current reduction, and then make the output voltage swing of resonance modules 3 reduce.When crest voltage is less than normal, the gate source voltage (V of the third and fourth PMOS PM3 and PM4GS) increase, output electric current raises, and then makes the output voltage swing of resonance modules 2 increase.
Specifically, as shown in Figure 6, switched current source array 11 includes that n bar branch road arranged side by side, every branch road include that a DC source and a switch, DC source are connected with switch.One end of every branch road is connected to power supply VDD, the other end is connected to drain electrode and the drain electrode of the 4th PMOS PM4 of the 3rd PMOS PM3, and then is connected to resonance modules 2.The open and close of switched current source array can be controlled by external control signal so that the electric current of current source changes along with the change of frequency, and voltage controlled oscillator thus can be avoided to be operated in voltage restricted area, effectively control power consumption and the phase noise of voltage controlled oscillator.If being not provided with switched current source array, then the electric current of current source will not change along with the change of frequency.In whole frequency range, amplitude of variation is the biggest, then circuit is it is possible to be operated in voltage restricted area.The phase noise performance of voltage restricted area is as the amplitude of oscillation and increases and be deteriorated.Meanwhile, voltage restricted area also can consume some unnecessary power consumptions, strengthens the power consumption of integrated circuit.
In the n bar branch road arranged side by side of switched current source array 11, from Article 1 to nth bar branch road, the current value of DC source is with the current value I of the current source of Article 1 branch road1For radix, the multiple by 2 increases, until the current value I of the current source of nth bar branch roadnIt is the current value I of the current source of the first branch road12n-1Times.As it is shown in figure 5, the present embodiment have employed a current source array controlled by 5 binary switch.The electric current of first to the 5th DC source is respectively I, 2I, 4I, 8I and 16I.
Further, as in figure 2 it is shown, resonance modules 2 includes negative resistance circuit 21, capacitor cell 22 and the inductance L1 being connected in parallel with capacitor cell 22.First test side D1 and the second test side D2 is respectively connecting to the two ends of inductance L1.
Further, as shown in Figure 4, the circle being shaped as having a gap 231 of inductance L1, the width in gap 231 is the distance at the two ends of inductance L1.The structure of this inductance L1 is through optimizing design, thus enters one and guarantee that the phase noise of voltage controlled oscillator is the lowest.Circular configuration, compared to other shapes, such as square, hexagon, octagon, has the dielectric loss of minimum.It addition, this inductance L1 includes two concentric circular coils 232 and 233 in parallel, the shape of the coil that the two is in parallel is the circle with a gap 231.By this structure, not only can be held round the low dielectric loss of inductance, and bigger inductance value can be obtained with less area.Therefore, under the teaching of the present embodiment, those skilled in the art according to actual needs, can change the quantity of concentric circular coil, thus farthest improves the inductance value of unit are.The inductance of this shape has extraordinary performance, as it is shown in figure 5, quality factor reaches peak value 24.4 when frequency arrives 2.8GHz.And when frequency is in 2.5～5GHz frequency range, quality factor is maintained between 20.7～24.4.The inductance of such high quality factor is very beneficial for voltage controlled oscillator and obtains low phase noise while outputting bandwidth.
Further, as it is shown on figure 3, capacitor cell 22 includes switched capacitor array 221 and analog tuner electric capacity 222.Switched capacitor array 221 is in parallel with analog tuner electric capacity 222.
Specifically, as shown in Figures 2 and 3, switched capacitor array 221 includes that n bar branch road arranged side by side, every branch road include two electric capacity and a switch, switch series is associated between two electric capacity, and two electric capacity is not connected with one end of switch and is respectively connecting to the first test side D1 and the second test side D2.
Analog tuner electric capacity 222 includes that two variable capacitance Cv, two variable capacitance Cv dock back-to-back, butt end externally connected VT Vctr.
Further, as in figure 2 it is shown, negative resistance circuit module 21 includes: the 5th PMOS PM5, the 6th PMOS PM6, the first NMOS tube NM1 and the second NMOS tube NM2.
Specifically, the source electrode of the 5th PMOS PM5 is connected to the drain electrode of the 3rd PMOS PM3.The grid of the 5th PMOS PM5 is respectively connecting to the drain electrode of the 6th PMOS PM6, the grid of the first NMOS tube NM1 and the drain electrode of the second NMOS tube, forms the first outfan T1 of resonance modules 2.The drain electrode of the 5th PMOS PM5 is respectively connecting to the grid of the 6th PMOS PM6, the drain electrode of the first NMOS tube NM1 and the grid of the second NMOS tube NM2, forms the second outfan T2 of resonance modules 2.
First test side D1 and the first outfan T1 is connected, and the second test side D2 and the second outfan T2 is connected.Capacitor cell 22 and inductance L1 are connected in parallel between the first outfan T1 and the second outfan T2.The source electrode of the first NMOS tube NM1 and the source ground of the second NMOS tube NM2.
In the present embodiment, the first and second NMOS tube NM1 and NM2 and the 5th and the 6th PMOS PM5 and PM5 constitute negative resistance pair, it is ensured that the starting of oscillation of oscillating circuit.
Embodiment two broadband frequency synthesizer
Present embodiments provide a kind of phase broadband frequency synthesizer, as it is shown in fig. 7, this broadband frequency synthesizer includes: the wideband voltage controlled oscillator 500 in phase frequency detector 100, electric charge pump 200, wave filter 300, decimal frequency divider 400 and above-described embodiment one.Phase frequency detector 100, electric charge pump 200, wave filter 300, wideband voltage controlled oscillator 500 and decimal frequency divider 400 are in turn connected to form a loop.
Specifically, as it is shown in fig. 7, XIN is used for providing reference clock signal, this reference clock signal may be from crystal oscillator, it is also possible to from external clock, is so conducive to judicial convenience and the flexibility of reference clock signal.During loop work, phase frequency detector 100 compares the reference clock signal of input and the frequency of the fractional frequency signal of decimal frequency divider 400 feedback and phase place, and phase frequency detector 100 exports the output electric current of control signal control electric charge pump 200 simultaneously.If the fractional frequency signal of reference clock signal advanced decimal frequency divider 400 feedback, then electric charge pump 200 charges to wave filter 300, otherwise then discharges.Wave filter 300 obtains a direct-current control voltage V after being filtered output electric currentctr, adjust the frequency of oscillation of wideband voltage controlled oscillator 500, to adjust frequency and the phase place of the signal that wideband voltage controlled oscillator 500 inputs to phase frequency detector 100, so that the fractional frequency signal of decimal frequency divider 400 feedback and reference clock signal are with frequency homophase.
The frequency synthesizer that the present embodiment provides, it is only necessary to uses one voltage controlled oscillator, only one of which loop, and without using frequency mixer, it is possible to the frequency band obtaining non-constant width exports.Therefore, compared to prior art uses multiple voltage controlled oscillator or the frequency synthesizer of multiple loop, the feature that the broadband frequency synthesizer in this utility model has output band width, area is little, low in energy consumption and noise is little.Compared to using the frequency synthesizer of frequency mixer in prior art, the broadband frequency synthesizer in this utility model has spuious low, feature that area is little.
Further, as it is shown in fig. 7, broadband frequency synthesizer may also include integer frequency divider 600.The frequency that wideband voltage controlled oscillator 500 is exported by integer frequency divider 600 carries out Fractional-N frequency, and the value of N can be any one in 2,4,8,16,32,64 and 128.The broadband output transform of wideband voltage controlled oscillator 600 can be become other desired frequency band by integer frequency divider 600.
Further, broadband frequency synthesizer may also include output stage 700, for the output of frequency divider 600 being changed, forms I-phase and Q-phase output.
Above disclosed only this utility model one preferred embodiment, certainly the interest field of this utility model can not be limited with this, one of ordinary skill in the art will appreciate that all or part of flow process realizing above-described embodiment, and the equivalent variations made according to this utility model claim, still fall within the scope that utility model is contained.
Claims (10)
1. a wideband voltage controlled oscillator, it is characterised in that including: current source module (1), resonance modules (2) and peak detection block (3)；
Described current source module (1) is connected to described resonance modules (2), for providing adjustable current source for described resonance modules (2)；
Described resonance modules (2) is used for producing resonance export resonance frequency；
Peak detection block (3) is respectively connecting to described resonance modules (2) and described current source module (1), for detecting the crest voltage of described resonance modules (2) and feeding back to described current source module (1) to regulate the output electric current of described current source module (1), and then adjust the crest voltage of described resonance modules (2).
Wideband voltage controlled oscillator the most according to claim 1, it is characterised in that described peak detection block (3) includes the first PMOS (PM1) and the second PMOS (PM2)；The grid of described first PMOS (PM1) is connected to the drain electrode of described second PMOS (PM2), forms the first test side (D1)；The drain electrode of described first PMOS (PM1) is connected to the grid of described second PMOS (PM2), forms the second test side (D2)；Described first test side (D1) and described second test side (D2) are respectively connecting to the two ends of described resonance modules (2)；The source electrode of described first PMOS (PM1) and described second PMOS (PM2) is respectively connecting to the two ends of described current source module (1).
Wideband voltage controlled oscillator the most according to claim 2, it is characterized in that, described resonance modules (2) including: negative resistance circuit (21), capacitor cell (22) and the inductance (L1) being connected in parallel with described capacitor cell (22)；Described first test side (D1) and described second test side (D2) are respectively connecting to the two ends of described inductance (L1).
Wideband voltage controlled oscillator the most according to claim 3, it is characterised in that the circle being shaped as having a gap (231) of described inductance (L1), the width in described gap is the distance at the two ends of described inductance (L1).
Wideband voltage controlled oscillator the most according to claim 4, it is characterized in that, described inductance (L1) includes two coils (232 in parallel, 233), the shape of the coil (232,233) that said two is in parallel is the circle with a gap (231).
Wideband voltage controlled oscillator the most according to claim 3, it is characterized in that, described capacitor cell (22) includes switched capacitor array (221) and analog tuner electric capacity (222), and described switched capacitor array (221) is in parallel with described analog tuner electric capacity (222)；
Described switched capacitor array (221) includes n bar branch road arranged side by side, every branch road includes two electric capacity and a switch, switch series is associated between two electric capacity, and two electric capacity is not connected with one end of switch and is respectively connecting to described first test side (D1) and described second test side (D2)；
Described analog tuner electric capacity (222) includes two variable capacitances (Cv), and said two variable capacitance (Cv) docks back-to-back, butt end externally connected VT (Vctr)。
Wideband voltage controlled oscillator the most according to claim 3, it is characterised in that described current source module (1) includes power supply (VDD), analogue current sources and switched current source array (11), described analogue current sources and switched current source array (11) are in parallel；
Described analogue current sources includes the 3rd PMOS (PM3) and the 4th PMOS (PM4)；Described power supply (VDD) it is respectively connecting to the source electrode of described 3rd PMOS (PM3), the source electrode of the 4th PMOS (PM4) and one end of switched current source array (11)；The drain electrode of described 3rd PMOS (PM3), the drain electrode of the 4th PMOS (PM4) is connected with the other end of described switched current source array (11), and then is connected to described resonance modules (2)；The grid of described 3rd PMOS (PM3) is connected to the source electrode of described first PMOS (PM1), and the grid of described 4th PMOS (PM4) is connected to the source electrode of described second PMOS (PM2)；
Described switched current source array (11) includes that n bar branch road arranged side by side, every branch road include that a DC source and a switch, DC source are connected with switch；One end of every branch road is connected to described power supply (VDD), the other end is connected to drain electrode and the drain electrode of the 4th PMOS (PM4) of described 3rd PMOS (PM3), and then is connected to described resonance modules (2).
Wideband voltage controlled oscillator the most according to claim 7, it is characterised in that in described n bar branch road arranged side by side, from Article 1 to nth bar branch road, the current value of DC source is with the current value (I of the current source of Article 1 branch road1) it is radix, the multiple by 2 increases, until the current value (I of the current source of nth bar branch roadn) it is the current value (I of the current source of the first branch road1) 2n-1Times.
Wideband voltage controlled oscillator the most according to claim 7, it is characterized in that, described negative resistance circuit (21) includes the 5th PMOS (PM5), the 6th PMOS (PM6), the first NMOS tube (NM1) and the second NMOS tube (NM2)；
The source electrode of described 5th PMOS (PM5) is connected to the drain electrode of described 3rd PMOS (PM3)；The grid of described 5th PMOS (PM5) is respectively connecting to drain electrode, the grid of described first NMOS tube (NM1) and the drain electrode of described second NMOS tube of described 6th PMOS (PM6), forms first outfan (T1) of described resonance modules (2)；The drain electrode of the 5th PMOS (PM5) is respectively connecting to grid, the drain electrode of the first NMOS tube (NM1) and the grid of described second NMOS tube (NM2) of described 6th PMOS (PM6), forms second outfan (T2) of described resonance modules (2)；
Described first test side (D1) is connected with described first outfan (T1), and described second test side (D2) is connected with described second outfan (T2)；Described capacitor cell (22) and described inductance (L1) are connected in parallel between described first outfan (T1) and the second outfan (T2)；
The source electrode of described first NMOS tube (NM1) and the source ground of described second NMOS tube (NM2).
10. a broadband frequency synthesizer, including phase frequency detector, electric charge pump, wave filter and decimal frequency divider, it is characterised in that also include the voltage controlled oscillator as described in claim 1-9 any one.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201620248572.6U CN205430208U (en) | 2016-03-29 | 2016-03-29 | Broadband voltage controlled oscillator and frequency synthesizer |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201620248572.6U CN205430208U (en) | 2016-03-29 | 2016-03-29 | Broadband voltage controlled oscillator and frequency synthesizer |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN205430208U true CN205430208U (en) | 2016-08-03 |
Family
ID=56522592
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201620248572.6U Withdrawn - After Issue CN205430208U (en) | 2016-03-29 | 2016-03-29 | Broadband voltage controlled oscillator and frequency synthesizer |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN205430208U (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105897263A (en) * | 2016-03-29 | 2016-08-24 | 武汉芯泰科技有限公司 | Broadband voltage controlled oscillator and frequency synthesizer |
| WO2017166048A1 (en) * | 2016-03-29 | 2017-10-05 | 武汉芯泰科技有限公司 | Broadband voltage controlled oscillator and frequency synthesizer |
-
2016
- 2016-03-29 CN CN201620248572.6U patent/CN205430208U/en not_active Withdrawn - After Issue
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105897263A (en) * | 2016-03-29 | 2016-08-24 | 武汉芯泰科技有限公司 | Broadband voltage controlled oscillator and frequency synthesizer |
| WO2017166048A1 (en) * | 2016-03-29 | 2017-10-05 | 武汉芯泰科技有限公司 | Broadband voltage controlled oscillator and frequency synthesizer |
| CN105897263B (en) * | 2016-03-29 | 2018-11-06 | 武汉芯泰科技有限公司 | A kind of wideband voltage controlled oscillator and frequency synthesizer |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN105897263B (en) | A kind of wideband voltage controlled oscillator and frequency synthesizer | |
| CN104202048B (en) | Broadband totally-integrated phase-locked loop frequency synthesizer | |
| CN104242924B (en) | Multiband LC voltage controlled oscillator with automatic frequency calibration function | |
| CN102522984B (en) | Phase-locked loop and voltage-controlled oscillating circuit thereof | |
| CN106549636B (en) | A kind of numerical control LC voltage controlled oscillator with amplitude detection | |
| CN103078591B (en) | Low-power consumption wideband voltage controlled oscillator | |
| US7936224B2 (en) | Voltage controlled oscillator | |
| CN102684685B (en) | Phase locked loop and method thereof | |
| CN109660253B (en) | A Voltage Controlled Oscillator with Digital Amplitude Control | |
| CN107276538A (en) | RF voltage-controlled oscillator | |
| CN102195639A (en) | Low-noise bias circuit and broadband voltage-controlled oscillation circuit | |
| CN205430208U (en) | Broadband voltage controlled oscillator and frequency synthesizer | |
| CN204272083U (en) | A kind of ultrashort wave frequency hopping station frequency synthesizer | |
| CN103023431B (en) | A method of improving voltage controlled oscillator tuning range and phase noise performance | |
| CN110277991A (en) | A kind of wideband voltage controlled oscillator for supporting low gain to change | |
| TWI485975B (en) | Apparatus for digitally controlling capacitance | |
| CN104702271A (en) | Phase-locked loop circuit and calibration method for characteristic curves of voltage-controlled oscillator | |
| CN107896516A (en) | Voltage Waveform Shaping Oscillator | |
| TWI454044B (en) | Oscillation circuit and associated method | |
| CN215222140U (en) | Oscillator structure | |
| CN101753138A (en) | Double-loop frequency synthesizer and phase noise analyzing method | |
| CN202475397U (en) | Phase-locked loop and voltage controlled oscillation circuit thereof | |
| CN203368442U (en) | Low-power high-precision LC voltage-controlled oscillator | |
| CN1614874A (en) | Voltage controlled oscillator for reducing gain surge | |
| CN205622607U (en) | Wide frequency range's electrically tunable filter |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| AV01 | Patent right actively abandoned | ||
| AV01 | Patent right actively abandoned |
Granted publication date: 20160803 Effective date of abandoning: 20181106 |