CN205051610U - Synchronous wave form control circuit of brushless DC motor hall signal - Google Patents
Synchronous wave form control circuit of brushless DC motor hall signal Download PDFInfo
- Publication number
- CN205051610U CN205051610U CN201520734590.0U CN201520734590U CN205051610U CN 205051610 U CN205051610 U CN 205051610U CN 201520734590 U CN201520734590 U CN 201520734590U CN 205051610 U CN205051610 U CN 205051610U
- Authority
- CN
- China
- Prior art keywords
- phase
- counter
- output
- signal
- bit rate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn - After Issue
Links
- 230000001360 synchronised effect Effects 0.000 title abstract description 5
- 238000000034 method Methods 0.000 description 11
- 230000008901 benefit Effects 0.000 description 4
- 238000010586 diagram Methods 0.000 description 4
- 230000008859 change Effects 0.000 description 3
- 238000000151 deposition Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000013459 approach Methods 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 238000011217 control strategy Methods 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 230000005284 excitation Effects 0.000 description 1
- 238000012423 maintenance Methods 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 230000001629 suppression Effects 0.000 description 1
Landscapes
- Control Of Motors That Do Not Use Commutators (AREA)
Abstract
The utility model provides a synchronous wave form control circuit of brushless DC motor hall signal, includes: first speed count ware, its clock terminal links to each other with brushless DC motor's clock signal output, and its clear terminal links to each other with brushless DC motor's hall border signal output part, and its output links to each other with the input of speed register, the speed register, its output links to each other with comparing element's first input end, the second speed counter, its clock terminal links to each other with the clock signal output, and its output links to each other with comparing element's second input, and its clear terminal links to each other with comparing element's output, comparing element, its output are further continuous with the clock terminal of phase counter, the phase counter, its initialization end links to each other with hall border signal output part, and its output links to each other with output control unit, output control unit for the voltage waveform that output corresponds the phase place according to phase place count result is with the drive dc -to -ac converter. The utility model discloses produce the phase information synchronous with hall signal, the rethread phase signal analog output voltage waveform that tables look -up.
Description
Technical field
The utility model relates to brshless DC motor Driving technique field, particularly relates to a kind of hall signal sync waveform control circuit being applied to brshless DC motor and driving.
Background technology
Brshless DC motor is the electromechanical integrated product integrating alternating current machine and direct current machine advantage, it had both had the series of advantages such as ac motor structure is simple, reliable, easy to maintenance, possess again that direct current machine operational efficiency is high, the feature of good speed adjustment features, simultaneously without excitation loss, therefore the application of brshless DC motor is day by day universal in recent years.Brushless motor utilizes electronic commutation to instead of mechanical commutation, overcome the series of problems that Traditional DC motor produces due to brush friction, and have that good speed adjustment features, volume are little, efficiency advantages of higher, be thus widely used in every field that national economy produces and daily life.
Traditional brshless DC motor produces corresponding switching signal according to the hall signal of input and drives inverter to carry out commutation.Due in commutation process, the sudden change of electric current can bring the fluctuation of torque.The existence of torque ripple not only can produce noise and vibration problem, and affects the performance of whole system, thus reduces the useful life of motor and the reliability of drive system, restricts its application in high accuracy, high stability occasion.Brshless DC motor torque ripple is divided into cogging torque to fluctuate and commutation torque ripple, and cogging torque fluctuates because the structural design of motor own causes, and commutation torque ripple then can be suppressed by rational control strategy.
In novel Frequency conversion control technology, Driven by inverter waveform is not simple switch, but the analog waveform synchronous with hall signal (as quasi-sine-wave), by the mode of PWM, drive the change of inverter continuous print, thus avoid commutation torque ripple.In prior art, control method is proposed to suppression commutation torque, but all there is control method more complicated, the best commutation moment and be difficult to problems such as determining.Therefore, seek a kind of practical approach tool even eliminating commutation torque ripple that suppresses to be of great significance.
Utility model content
The purpose of this utility model is, for the technical problem that brshless DC motor in prior art suppresses commutation method for controlling torque to exist, a kind of brshless DC motor hall signal sync waveform control circuit is provided, realize producing the phase information synchronous with hall signal, thus avoid commutation torque ripple.
For achieving the above object, the utility model provides a kind of brshless DC motor hall signal sync waveform control circuit, comprising: First Speed counter, second speed counter, rate register, comparing unit, phase counter and output control unit; The clock end of described First Speed counter is connected with the clock signal output terminal of brshless DC motor, the clear terminal of described First Speed counter is connected with the Hall edge signal output of brshless DC motor, the output of described First Speed counter is connected with the input of described rate register, and described First Speed counter resets after being used for, according to Hall edge signal, the Hall edge signal cycle duration count down to is deposited into described rate register and prepares counting next time; The output of described rate register is connected with the first input end of described comparing unit; The clock end of described second speed counter is connected with described clock signal output terminal, the output of described second speed counter is connected with the second input of described comparing unit, and the clear terminal of described second speed counter is connected with the output of described comparing unit; The output of described comparing unit is connected with the clock end of described phase counter further, for comparing the output of described rate register and described second speed counter, and export phase counting signal to described phase counter and reset described second speed counter; The initialization end of described phase counter is connected with described Hall edge signal output, for phase counter according to the initialization of Hall edge signal, the output of described phase counter is connected with described output control unit, for exporting phase count result to described output control unit; Described output control unit, for exporting the voltage waveform of corresponding phase to drive inverter according to described phase count result.
The utility model has the advantage of: the brshless DC motor hall signal sync waveform control circuit that the utility model provides, two-way velocity counter is adopted to calculate the duration of last Hall period, by depositing, method relatively produces the phase information in a Hall period, mode again by tabling look-up exports analog voltage waveform, drive the change of inverter continuous print, thus avoid commutation torque ripple.And the utility model can be applicable to single-phase/three-phase brshless DC motor and drives, and can be applicable to square wave/trapezoidal wave/sine wave or the driving of other waveform motors.
Accompanying drawing explanation
Fig. 1, the utility model brshless DC motor hall signal sync waveform control circuit configuration diagram;
Fig. 2, the utility model brshless DC motor hall signal sync waveform control circuit one execution mode schematic diagram;
Fig. 3, the work wave of each node when the utility model is applied to single-phase quasi-sine-wave drive motors;
Fig. 4, the utility model brshless DC motor hall signal sync waveform control method flow chart.
Embodiment
The brshless DC motor hall signal sync waveform control circuit provided the utility model below in conjunction with accompanying drawing and control method elaborate.
With reference to figure 1, brshless DC motor hall signal sync waveform control circuit configuration diagram described in the utility model.Described brshless DC motor hall signal sync waveform control circuit comprises First Speed counter 11, second speed counter 12, rate register 13, comparing unit 14, phase counter 15 and output control unit 16.This circuit adopts two-way velocity counter to calculate the duration of last Hall period respectively, the phase information in a Hall period is produced by the method for depositing, comparing, mode again by tabling look-up exports analog voltage waveform and changes to drive inverter continuous print, thus avoid commutation torque ripple, below provide detailed explanation.
The clock end CK of described First Speed counter 11 is connected with the clock signal output terminal of brshless DC motor, the clear terminal Reset of described First Speed counter 11 is connected with Hall edge signal (HallEdge) output of brshless DC motor, and the output OUT of described First Speed counter 11 is connected with the input of rate register 13.The internal clocking CK of described First Speed counter 11 input to be the cycle be t, and according to Hall edge signal, the Hall edge signal cycle duration count down to is deposited into described rate register 13, reset afterwards and prepare counting next time.
The output OUT of described rate register 13 is connected with the first input end of described comparing unit 14.
The clock end CK of described second speed counter 12 is connected with described clock signal output terminal, and the output OUT of described second speed counter 12 is connected with the second input of described comparing unit 14; The clear terminal Reset of described second speed counter 12 is connected with the output of described comparing unit 14.The internal clocking CK of described second speed counter 12 inputs also to be the cycle be t, the Hall edge signal cycle duration count down to is input to described comparing unit 14 by it, and resets when described comparing unit 14 exports phase counting signal Step and prepare counting next time.
The output of described comparing unit 14 is connected with the clock end CK of described phase counter 15 further, for comparing with the output of described second speed counter 12 described rate register 13, and export phase counting signal Step to described phase counter 15; The phase counting signal Step exported resets described second speed counter 12 simultaneously, prepares counting next time to make it.When described second speed counter 12 count down to every 1/2 of the Hall cycle
mtime, described comparing unit 14 exports phase counting signal Step and is input to phase counter 15 as clock, and the phase place that each Step is corresponding is 180 °/2
m.Wherein, M is positive integer, and its value is determined according to the precision of phase control.
The initialization end Init of described phase counter 15 is connected with described Hall edge signal output, for phase counter according to the initialization of Hall edge signal; The output OUT of described phase counter 15 is connected with described output control unit 16, for exporting phase count result to described output control unit 16.The phase counting signal Step that described phase counter 15 pairs of comparing units 14 export counts, and exports phase count result to described output control unit 16.The output combination of each output of described phase counter 15, i.e. phase count result is then current phase bit address.
Described output control unit 16, changes to drive inverter continuous print for the voltage waveform (OutputWave) exporting corresponding phase according to described phase count result, thus avoids commutation torque ripple.
Optionally, described output control unit 16 comprises a waveform coding table 261 further, described waveform coding table 261 stores each voltage waveform corresponding to phase bit address, thus according to current phase place address lookup table corresponding to described phase count result and exportable relevant voltage waveform.
Described brshless DC motor can be single-phase or three-phase brushless dc motor, and also, the utility model can be applicable to single-phase/three-phase brshless DC motor and drives.
Described brshless DC motor drive waveforms comprises square wave, trapezoidal wave and sine wave, and also, the utility model can be applicable to square wave/trapezoidal wave/sine wave or other waveform motors drive.
With reference to figure 2, brshless DC motor hall signal sync waveform control circuit one execution mode schematic diagram described in the utility model.In the present embodiment, described First Speed counter 11 adopts N bit rate counter 21, described phase counter 15 adopts M position phase counter 25, and described second speed counter 12 adopts N-M bit rate counter 22, and described rate register 13 adopts N-M bit rate register 23.
Wherein, N, M are positive integer, and N is greater than M.The setting of the value of N meets: 2N*T_CK>MAX (T_HallEdge), and wherein, T_CK is the clock cycle, and MAX (T_HallEdge) is the maximum cycle of hall signal; The value of M is determined according to the precision of phase control.
In the present embodiment, the high N-M position output of described N bit rate counter 21 is connected with the input of described N-M bit rate register 23 and (works as N=8, during M=3, its D4-D8 is connected to the input of described N-M bit rate register 23, as shown in Figure 2).The internal clocking CK of described N bit rate counter 21 input to be the cycle be t, and according to Hall edge signal (HallEdge), the high N-M position of the Hall edge signal cycle duration count down to is deposited into described N-M bit rate register 23, reset afterwards and prepare counting next time.
In the present embodiment, described comparing unit 24 comprises: together or door group 241 and one and door 242.
Described with or door group 241 comprise N-M with or door; Every together or the input of door be connected with the corresponding output end of described N-M bit rate register 23 and described N-M bit rate counter 22 respectively, with to the two corresponding output end output do with or computing; Described output that is same or door group 241 all accesses input that is described and door 242.Every together or the position of counting of the N-M bit rate counter 22 of the input input of door and the position of N-M bit rate register 23 be one to one.Such as, first of N-M bit rate register 23 buffer memory counting and first counting of N-M bit rate counter 22 be input to one with or two inputs of door, second counting and the second of N-M bit rate counter 22 of N-M bit rate register 23 buffer memory count be input to one with or two inputs of door, N-M position counting and the N-M position of N-M bit rate counter 22 of N-M bit rate register 23 buffer memory count two inputs being input to a same or door.
Describedly to be connected with the clock end CK of described M position phase counter 25 with the output of door 242, to export phase counting signal Step to described M position phase counter 25; The described output with door 242 is connected with the clear terminal Reset of described N-M bit rate counter 22 simultaneously, and the described phase counting signal Step exported with door 242 resets described N-M bit rate counter 22 simultaneously, prepares to count next time to make it.When described N-M bit rate counter 22 count down to every 1/2 of the hall signal cycle
mtime, describedly export phase counting signal Step with door 242 and be input to M position phase counter 25 as clock, the phase place that each phase counting signal Step is corresponding is 180 °/2
m.
Below in conjunction with accompanying drawing 3, for single-phase quasi-sine-wave drive motors, brshless DC motor hall signal sync waveform control circuit described in the utility model is described further.Wherein, Fig. 3 is the work wave of the utility model each node when being applied to single-phase quasi-sine-wave drive motors.
The total phase place of each electrical cycle is 360 °, and hall signal (Hall) overturns twice, and low and high level duty ratio is 50%, differs 180 ° of phase places between each Hall edge signal (HallEdge).Suppose the figure place N=8 of N bit rate counter 21, the figure place N-M=5 of N-M bit rate counter 22, the figure place N-M=5 of N-M bit rate register 23, the figure place M=3 (namely the precision of phase control is M=3) of M position phase counter 24; Namely 8 phase outputs are had between each Hall edge, the corresponding 180 °/8=22.5 ° of each phase place.
1, HallEdge signal is connected to the Reset end of 8 bit rate counters 21, and clock CK is connected to the CK end of 8 bit rate counters 21; The cycle that is input as of 8 bit rate counters 21 is the internal clocking CK of t, and be deposited in 5 bit rate registers 23 according to high 5 D<4:8> of HallEdge signal by the HallEdge cycle duration count down to, and reset preparation counting next time.
2, clock CK is connected to the CK end of 5 bit rate counters 22 simultaneously; Therefore, the input of 5 bit rate counters 22 is also internal clocking CK that the cycle is t.
3,5 with or door composition same or door groups 241 respectively to the output of 5 bit rate counter 22 and 5 bit rate register 23 corresponding output end do with or computing, 5 with or result be input to and door 242.Namely when 5 bit rate counters 22 count down to 1/8 of Hall cycle, export a Step signal with door 242, the phase place that each Step signal is corresponding is 180 °/8=22.5 °.
4, HallEdge signal is connected to the Init end of 3 phase counters 25 simultaneously, in each HallEdge moment, and initialization 3 phase counters 25; Step signal is input to the CK end of 3 phase counters 25 as clock, the output combination of 3 phase counters 25 is then current phase bit address.
5, the phase count result of 3 phase counters 25 is input to output control unit 26, according to the waveform coding table 261 in the current phase place address lookup output control unit 26 that phase count result is corresponding, namely exportable relevant voltage waveform is to drive inverter.
With reference to figure 4, brshless DC motor hall signal sync waveform control method flow chart described in the utility model.Described method comprises: S41: employing First Speed counter, second speed counter count Hall edge signal cycle duration respectively; S42: the Hall edge signal cycle duration counted to by First Speed counter counts according to Hall edge signal stored in rate register, and resets described First Speed counter and prepares counting next time; S43: compared by the counting of each output corresponding to described rate register for the counting of each for second speed counter output, and export phase counting signal to phase counter, resets described second speed counter simultaneously and prepares counting next time; S44: export the voltage waveform of corresponding phase to drive inverter according to the phase count result of described phase counter; Below provide detailed explanation.
S41: employing First Speed counter, second speed counter count Hall edge signal cycle duration respectively.
The total phase place of each electrical cycle is 360 °, and hall signal (Hall) overturns twice, and low and high level duty ratio is 50%, differs 180 ° of phase places between each Hall edge signal (HallEdge).Suppose there are 8 phase outputs between each Hall edge, the corresponding 180 °/8=22.5 ° of each phase place.
Optionally, described First Speed counter is N bit rate counter, and described second speed counter is N-M bit rate counter; The input of First Speed counter, second speed counter is the internal clocking CK that the cycle is t.Wherein, N, M are positive integer, and N is greater than M.The setting of the value of N meets: 2N*T_CK>MAX (T_HallEdge), and wherein, T_CK is the clock cycle, and MAX (T_HallEdge) is the maximum cycle of hall signal; The value of M is determined according to the precision of phase control, and such as, the precision figure place of phase control is 3, then the value of M is 3.
S42: the Hall edge signal cycle duration counted to by First Speed counter counts according to Hall edge signal stored in rate register, and resets described First Speed counter and prepares counting next time.
Optionally, described First Speed counter is N bit rate counter, and described rate register is N-M bit rate register; Wherein the value of N, M is with reference to the description of above-mentioned steps S41, repeats no more herein.
The high N-M position output of described N bit rate counter is connected with the input of described N-M bit rate register respectively, after the high N-M position of the Hall edge signal cycle duration count down to being deposited into described N-M bit rate register according to Hall edge signal, reset preparation counting next time.Suppose N=8, M=3, namely First Speed counter adopts 8 bit rate counters, and rate register adopts 5 bit rate registers; Have 8 phase outputs between each Hall edge, the precision figure place of phase control is 3.The internal clocking CK of the input of 8 bit rate counters to be cycles be t, and be deposited in 5 bit rate registers according to high 5 D<4:8> of HallEdge signal by the HallEdge cycle duration count down to, and reset preparation counting next time.
S43: compared by the counting of each output corresponding to described rate register for the counting of each for second speed counter output, and export phase counting signal to phase counter, resets described second speed counter simultaneously and prepares counting next time.
Optionally, step S43 also can be further: when described second speed counter counts counts to every 1/2 of the hall signal cycle
mtime, export phase counting signal, the phase place that each phase counting signal is corresponding is 180 °/2
m; Wherein, the value of M is determined according to the precision of phase control.
Optionally, described second speed counter is N-M bit rate counter, and described rate register is N-M bit rate register, and described phase counter is M position phase counter; Wherein the value of N, M is with reference to the description of above-mentioned steps S41, repeats no more herein.Then, step S43 can be further: 1) to the counting of corresponding to the N-M bit rate register respectively each output of the counting of each output of described N-M bit rate counter carry out with or computing, obtain N-M position with or result; 2) or result same to described N-M position is carried out and computing, and exports phase counting signal.
Suppose N=8, M=3, described second speed counter is N-M bit rate counter i.e. 5 bit rate counters, and described rate register is N-M bit rate register i.e. 5 bit rate registers, and described phase counter is M position phase counter i.e. 3 phase counters.Can adopt 5 with or door composition same or door groups respectively to the output of 5 bit rate counters and the output of 5 bit rate registers do with or computing, 5 with or result be input to and door.Exporting phase counting signal Step with door is input in 3 phase counters as clock; Meanwhile, Step signal is input to the Reset end of 5 bit rate counters, prepares counting next time to reset 5 bit rate counters.When 5 bit rate counter counts count to 1/8 of Hall cycle, export a Step signal with door, the phase place that each Step signal is corresponding is 180 °/8=22.5 °.
S44: export the voltage waveform of corresponding phase to drive inverter according to the phase count result of described phase counter.
Preferably, step S44 can be further: the current phase place address lookup waveform coding table corresponding according to described phase count result exports relevant voltage waveform, and wherein, described waveform coding table stores each voltage waveform corresponding to phase bit address.
The output combination of phase counter is then current phase bit address, the phase count result of phase counter is input to output control unit, according to the waveform coding table in the current phase place address lookup output control unit that phase count result is corresponding, namely exportable relevant voltage waveform changes to drive inverter continuous print, thus avoids commutation torque ripple.
The above is only preferred implementation of the present utility model, only in order to the technical solution of the utility model to be described but not to restriction of the present utility model.It should be pointed out that for those skilled in the art, under the prerequisite not departing from the utility model principle, can also make some improvements and modifications, these improvements and modifications also should be considered as protection range of the present utility model.
Claims (9)
1. a brshless DC motor hall signal sync waveform control circuit, is characterized in that, comprising: First Speed counter, second speed counter, rate register, comparing unit, phase counter and output control unit;
The clock end of described First Speed counter is connected with the clock signal output terminal of brshless DC motor, the clear terminal of described First Speed counter is connected with the Hall edge signal output of brshless DC motor, the output of described First Speed counter is connected with the input of described rate register, and described First Speed counter resets after being used for, according to Hall edge signal, the Hall edge signal cycle duration count down to is deposited into described rate register and prepares counting next time;
The output of described rate register is connected with the first input end of described comparing unit;
The clock end of described second speed counter is connected with described clock signal output terminal, the output of described second speed counter is connected with the second input of described comparing unit, and the clear terminal of described second speed counter is connected with the output of described comparing unit;
The output of described comparing unit is connected with the clock end of described phase counter further, for comparing the output of described rate register and described second speed counter, and export phase counting signal to described phase counter and reset described second speed counter;
The initialization end of described phase counter is connected with described Hall edge signal output, for phase counter according to the initialization of Hall edge signal, the output of described phase counter is connected with described output control unit, for exporting phase count result to described output control unit;
Described output control unit, for exporting the voltage waveform of corresponding phase to drive inverter according to described phase count result.
2. circuit according to claim 1, is characterized in that, when described second speed counter counts counts to every 1/2 of the hall signal cycle
mtime, comparing unit exports phase counting signal, and the phase place that each phase counting signal is corresponding is 180 °/2
m; Wherein, the value of M is determined according to the precision of phase control.
3. circuit according to claim 1, it is characterized in that, described First Speed counter is N bit rate counter, described phase counter is M position phase counter, described second speed counter is N-M bit rate counter, described rate register is N-M bit rate register, and wherein N, M are positive integer, and N is greater than M.
4. circuit according to claim 3, it is characterized in that, the high N-M position output of described N bit rate counter is connected with the input of described N-M bit rate register respectively, after the high N-M position of the Hall edge signal cycle duration count down to being deposited into described N-M bit rate register according to Hall edge signal, reset preparation counting next time.
5. circuit according to claim 3, it is characterized in that, the setting of the value of N meets: 2N*T_CK>MAX (T_HallEdge), wherein, T_CK is the clock cycle, and MAX (T_HallEdge) is the maximum cycle of hall signal; The value of M is determined according to the precision of phase control.
6. circuit according to claim 3, is characterized in that, described comparing unit comprise further together or door group and with door;
Described with or door group comprise N-M with or door, often together or the input of door be connected with the corresponding output end of described N-M bit rate register and described N-M bit rate counter respectively, described with or the output of door group all access input that is described and door;
Describedly to be connected with the clock end of described M position phase counter and the clear terminal of described N-M bit rate counter respectively with the output of door, to export phase counting signal to described M position phase counter and reset described N-M bit rate counter.
7. circuit according to claim 1, it is characterized in that, described output control unit comprises waveform coding table further, described waveform coding table stores each voltage waveform corresponding to phase bit address, and the current phase place address lookup table corresponding according to described phase count result exports relevant voltage waveform.
8. circuit according to claim 1, is characterized in that, described brshless DC motor is single-phase or three-phase brushless dc motor.
9. circuit according to claim 1, is characterized in that, described brshless DC motor drive waveforms comprises square wave, trapezoidal wave and sine wave.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201520734590.0U CN205051610U (en) | 2015-09-22 | 2015-09-22 | Synchronous wave form control circuit of brushless DC motor hall signal |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201520734590.0U CN205051610U (en) | 2015-09-22 | 2015-09-22 | Synchronous wave form control circuit of brushless DC motor hall signal |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN205051610U true CN205051610U (en) | 2016-02-24 |
Family
ID=55345152
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201520734590.0U Withdrawn - After Issue CN205051610U (en) | 2015-09-22 | 2015-09-22 | Synchronous wave form control circuit of brushless DC motor hall signal |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN205051610U (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105141198A (en) * | 2015-09-22 | 2015-12-09 | 上海晶丰明源半导体有限公司 | Brushless DC motor Hall signal synchronous waveform control circuit and control method |
-
2015
- 2015-09-22 CN CN201520734590.0U patent/CN205051610U/en not_active Withdrawn - After Issue
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105141198A (en) * | 2015-09-22 | 2015-12-09 | 上海晶丰明源半导体有限公司 | Brushless DC motor Hall signal synchronous waveform control circuit and control method |
| CN105141198B (en) * | 2015-09-22 | 2018-02-23 | 上海晶丰明源半导体股份有限公司 | Brshless DC motor hall signal sync waveform control circuit and control method |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN110474585B (en) | Control modulation method for high-power direct-drive permanent magnet synchronous motor | |
| CN101969291B (en) | System-on-chip driver of high-subdivision multi-path stepping motor | |
| CN204089664U (en) | Based on the brushless direct current motor drive circuit of Buck converter | |
| GB2515086A (en) | Method of controlling of a brushless permanent-magnet motor | |
| CN102868344B (en) | Control method and device for direct current brushless motor | |
| CN102005960A (en) | Inverter with three bridge arms and nine switches for dual-alternating-current motor drive and control method thereof | |
| CN105141198A (en) | Brushless DC motor Hall signal synchronous waveform control circuit and control method | |
| WO2022236424A1 (en) | Method and appartus to drive coils of a multiphase electric machine | |
| CN105141199A (en) | Brushless DC motor phase control circuit and control method | |
| CN205051610U (en) | Synchronous wave form control circuit of brushless DC motor hall signal | |
| CN110165918B (en) | A two-plane nearest four-vector space voltage vector modulation method for a five-phase inverter | |
| CN202997986U (en) | Direct current brushless motor driving device | |
| CN103248298A (en) | Driving method for DC motor | |
| CN205017238U (en) | Brushless DC motor tourlon circuit | |
| CN210111887U (en) | Motor system and washing machine | |
| Xu | A sensorless switched reluctance motor driver system control by detecting the derivative of the phase current | |
| CN107294432A (en) | The control method and control system of a kind of motor | |
| CN102045026A (en) | H-bridge phase shift PWM control signal generator | |
| CN201213243Y (en) | SPWM controller based on FPGA | |
| CN103036491A (en) | Frequency conversion control method for single-phase permanent synchronous motor | |
| CN1324802C (en) | Three phase motor driving method | |
| CN205142070U (en) | Big power drive system of asynchronous motor | |
| CN204906238U (en) | Two way brushless motor's control system | |
| CN108712121A (en) | DC bus-bar voltage based on Selective harmonic elimination pulsewidth modulation fluctuates the method for sampling | |
| CN206650607U (en) | A kind of brushless DC motor commutation torque ripple control system |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CP03 | Change of name, title or address |
Address after: 5 room 504-511, room 2, Lane 666, Zhang Heng Road, Pudong New Area, China (Shanghai) free trade zone, Shanghai, China () Patentee after: Shanghai semiconducto Limited by Share Ltd Address before: 201204 Zhang Heng road Shanghai, Pudong New Area Zhangjiang hi tech Park Lane 666 No. 2 floor 504-511 room 5 Patentee before: Shanghai Bright Power Semiconductor Co.,Ltd. |
|
| CP03 | Change of name, title or address | ||
| AV01 | Patent right actively abandoned |
Granted publication date: 20160224 Effective date of abandoning: 20180223 |
|
| AV01 | Patent right actively abandoned |