CN204681250U - A kind of SEPIC circuit of parallel-connection structure - Google Patents
A kind of SEPIC circuit of parallel-connection structure Download PDFInfo
- Publication number
- CN204681250U CN204681250U CN201520411023.1U CN201520411023U CN204681250U CN 204681250 U CN204681250 U CN 204681250U CN 201520411023 U CN201520411023 U CN 201520411023U CN 204681250 U CN204681250 U CN 204681250U
- Authority
- CN
- China
- Prior art keywords
- inductance
- diode
- circuit
- intermediate circuit
- capacitance
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn - After Issue
Links
Landscapes
- Amplifiers (AREA)
Abstract
The utility model discloses a kind of SEPIC circuit of parallel-connection structure, comprise the first inductance, switching tube, main intermediate circuit and output capacitance; Main intermediate circuit comprises the first isolation capacitance, the first diode and the second inductance.This SEPIC circuit also comprises one or more groups secondary intermediate circuit; Each is organized secondary intermediate circuit and comprises the second isolation capacitance, the second diode and the 3rd inductance.Each is organized secondary intermediate circuit and has structure in parallel with main intermediate circuit.The utility model can be used for the larger SWITCHING CIRCUITRY of output current, and can keep the current-sharing of diode.
Description
Technical field
The utility model relates to SEPIC translation circuit.
Background technology
The power switch circuit of orthodox car 12V battery electricity-taking, if there is the functional requirement of buck, circuit of reversed excitation is often using its low-cost advantage quilt as first-selected topology.And along with the application of coupling inductance, being used to of making to adopt the SEPIC circuits get of coupling inductance many replaces circuit of reversed excitation topology.Relative circuit of reversed excitation topology, adopts the SEPIC circuit of coupling inductance on the basis keeping cost, has less input current ripple.Existing a kind of SEPIC circuit adopting coupling inductance has been shown in Fig. 1.
In the application scenario that output current is larger, in buck topology, single output rectifier diode just can not meet application demand.Not only because the increase of rectifier diode power consumption causes ineffective systems, even cannot proper heat reduction and cause damaging because loss own increases.For this application, existing SEPIC circuit often adopts the scheme of synchronous rectification MOSFET or diodes in parallel.
Although adopt synchronous rectification MOSFET effectively can solve the problem exporting big current, need corresponding drive circuit, make control become complicated like this, increase cost.In addition, adopt synchronous rectification MOSFET also can bring extra EMC problem, this is due to the anti-paralleled diode reverse recovery characteristic of synchronous rectification MOSFET parasitism very poor (Schottky diode of employing does not have reverse-recovery problems).
The mode of direct employing diodes in parallel to a certain degree also can dealt with problems, but because component parameters deviation can cause not current-sharing, add that N has negative temperature characteristic (temperature is higher, and conduction voltage drop is less), more can aggravate the not current-sharing of electric current.If therefore adopt the mode that diode is directly in parallel, component parameters deviation and practical layout are all had high requirements, and be still difficult to ensure good current-sharing.
Summary of the invention
Technical problem to be solved in the utility model is to provide a kind of SEPIC circuit that can be used for the larger SWITCHING CIRCUITRY of output current, and this SEPIC circuit can keep the current-sharing of diode.
For solving the problems of the technologies described above, the utility model have employed following technical scheme:
A SEPIC circuit for parallel-connection structure, comprises the first inductance, switching tube, main intermediate circuit and output capacitance; Main intermediate circuit comprises the first isolation capacitance, the first diode and the second inductance; One end of first inductance is connected with the anode of DC input voitage, the other end of the first inductance is connected with one end of the first conduction terminal of switching tube and the first isolation capacitance, the other end of the first isolation capacitance is connected with one end of the positive pole of the first diode and the second inductance, the negative pole of the first diode is connected with one end of output capacitance, the other end of the second conduction terminal of switching tube, the other end of the second inductance and output capacitance is all connected with the negative terminal of DC input voitage, and this SEPIC circuit also comprises one or more groups secondary intermediate circuit; Each is organized secondary intermediate circuit and comprises the second isolation capacitance, the second diode and the 3rd inductance; One end of second isolation capacitance is connected with the other end of one end of the first isolation capacitance, the first inductance and the first conduction terminal of switching tube, the other end of the second isolation capacitance is connected with one end of the positive pole of the second diode and the 3rd inductance, the negative pole of the second diode is connected with the negative pole of the first diode and one end of output capacitance, and the other end of the 3rd inductance is connected with the negative terminal of DC input voitage.
The utility model at least reaches following beneficial effect:
1. the utility model suppresses the not current-sharing of the diode of main intermediate circuit and secondary intermediate circuit by the spurious dc resistance of the inductance in main intermediate circuit and secondary intermediate circuit, reduce the sensitiveness of itself parameter error of diode pair, thus improve conversion efficiency while satisfied output big current;
2. the utility model implementation cost is low, and can adjust the quantity of the secondary intermediate circuit in parallel with main intermediate circuit according to the flexible in size of output current.
Accompanying drawing explanation
In order to be illustrated more clearly in the technical scheme in the utility model embodiment, below the accompanying drawing used required in describing embodiment is briefly introduced, apparently, accompanying drawing in the following describes is only embodiments more of the present utility model, for those of ordinary skill in the art, under the prerequisite not paying creative work, other accompanying drawing can also be obtained according to these accompanying drawings.
Fig. 1 shows the schematic diagram of existing SEPIC circuit.
Fig. 2 shows the schematic diagram of the SEPIC circuit of a kind of parallel-connection structure according to the utility model one embodiment.
Fig. 3 shows the fundamental diagram of the SEPIC circuit of a kind of parallel-connection structure according to the utility model one embodiment.
Embodiment
Below in conjunction with accompanying drawing utility model made and further illustrating.
Refer to Fig. 2.According to the SEPIC circuit of a kind of parallel-connection structure of the utility model one embodiment, comprise the first inductance L
1, switching tube S
1, main intermediate circuit and output capacitance C
o.Main intermediate circuit comprises the first isolation capacitance C
b1, the first diode D
1with the second inductance L
2.
First inductance L
1one end and DC input voitage V
1anode connect, the first inductance L
1the other end and switching tube S
1the first conduction terminal and the first isolation capacitance C
b1one end connect, the first isolation capacitance C
b1the other end and the first diode D
1positive pole and the second inductance L
2one end connect, the first diode D
1negative pole and output capacitance C
oone end connect, switching tube S
1the second conduction terminal, the second inductance L
2the other end and output capacitance C
othe other end all with input voltage V
1negative terminal connect.Output capacitance two ends C
ooutput voltage be the output voltage V of this SPEIC circuit
o, load R
owith this output capacitance C
obe connected in parallel, load R
obe not limited to pure resistance.
This SEPIC circuit also comprises one group of secondary intermediate circuit.The secondary intermediate circuit of this group comprises the second isolation capacitance C
b2, the second diode D
2with the 3rd inductance L
3.
Second isolation capacitance C
b2one end and the first isolation capacitance C
b1one end, the first inductance L
1the other end and switching tube S
1first conduction terminal connect, the second isolation capacitance C
b2the other end and the second diode D
2positive pole and the 3rd inductance L
3one end connect, the second diode D
2negative pole and the negative pole D of the first diode
1and output capacitance C
oone end connect, the 3rd inductance L
3the other end and DC input voitage V
1negative terminal connect.
In the embodiments illustrated in the figures, this DC input voitage V
1for direct voltage source, the negativing ending grounding of this direct voltage source.Switching tube S
1for nmos switch pipe, switching tube S
1the first conduction terminal be the drain electrode of this NMOS tube, switching tube S
1the second conduction terminal be the source electrode of this NMOS tube.
Fig. 2 only illustrates to arrange one group of secondary intermediate circuit, in other embodiments, also can arrange the secondary intermediate circuit of many groups.These many groups secondary intermediate circuits and main intermediate circuit form parallel-connection structure, often organize secondary intermediate circuit and include the second isolation capacitance C
b2, the second diode D
2with the 3rd inductance L
3, its circuit connection structure is identical with aforesaid embodiment, does not repeat them here.
In addition, based on cost consideration, preferably adopt the mode of coupling inductance, make the first inductance L
1coil, the second inductance L
2coil and all 3rd inductance L
3the equal winding of coil on same magnetic core.
Below in conjunction with Fig. 3, the operation principle of the SEPIC circuit of a kind of parallel-connection structure according to the utility model one embodiment is described further.In figure 3, the second inductance L is considered
2spurious dc resistance r
l2with the 3rd inductance L
3spurious dc resistance r
l3, due to the first inductance L
1spurious dc resistance do not affect the electric current distribution condition of main intermediate circuit and secondary intermediate circuit, therefore following analysis have ignored the first inductance L
1spurious dc resistance.
Analyzing hypothesis inductance ripple current is zero, switching tube S
1be considered as perfect switch, all electric capacity is ideal capacitance, and to define duty cycle of switching be D, and switch periods is Ts.
During stable state, according to the first isolation capacitance C
b1with the second isolation capacitance C
b2charge conservation, can know that the average current flowing through isolation capacitance is zero, therefore flow through the second inductance L
2current average I
l2equal to flow through the first diode D
1current average I
d1, equally, flow through the 3rd inductance L
3current average I
l3equal to flow through the second diode D
2current average I
d2.And flow through the first diode D
1current average I
d1be main intermediate circuit output current value I
o1, flow through the second diode D
2current average I
d2be secondary intermediate circuit output current value I
o2.
At switching tube S
1during shutoff, from the first inductance L
1electric current flow to the first isolation capacitance C
b1with the second isolation capacitance C
b2electric current be respectively [D/ (1-D)] * I
l2[D/ (1-D)] * I
l3.Voltage-second balance according to inductance can obtain:
V
1*D*Ts = (V
cb1+ V
d1+ V
o –V
1)*(1-D)*Ts
(V
cb1– I
L2*r
L2)*D*Ts = (V
d1+V
o+ I
L2*r
L2)*(1-D)*Ts
Can obtain according to above formula for main intermediate circuit:
V
o = D*V
1/(1-D) – r
L2*I
o1–V
d1
Equally, can obtain for secondary intermediate circuit:
V
o= D*V
1/(1-D) – r
L3*I
o2–V
d2
Can be obtained by the Output Voltage Formula of above-mentioned main intermediate circuit and secondary intermediate circuit:
r
L2*I
o1+ V
d1= r
L3*I
o2+ V
d2
Wherein, V
cb1be the first isolation capacitance C
b1pressure drop, V
d1be the first diode D
1flow through [1/ (1-D)] * I
l2pressure drop during current value, V
d2be the second diode D
2flow through [1/ (1-D)] * I
l3pressure drop during current value.
According to formula r
l2* I
o1+ V
d1=r
l3* I
o2+ V
d2can find out, spurious dc resistance r
l2and r
l3can participate in regulating electric current to distribute, thus suppress output current current-sharing to the susceptibility of diode characteristic deviation.
Such as, suppose that total output current of SEPIC circuit is 4A, duty ratio to be electric current that 0.5(flows through diode be 1/ (1-D) of output current doubly, namely 2 times), spurious dc resistance is 0.1 ohm, and first, second diode voltage-current characteristic linear process near working point is:
V
d1= 0.4 + 0.005*I
d1
V
d2= 0.39 + 0.005*I
d2
When the mode adopting first, second traditional diode directly in parallel, in conjunction with following formula
V
d1= V
d2
I
o1 + I
o2= 4A
I
d1= 2*I
o1
I
d2= 2*I
o2
Can calculate:
I
o1= 1.5A
I
o2= 2.5A
And if adopt the SEPIC circuit according to the utility model Fig. 2, in conjunction with following formula
0.1*I
o1 + V
d1= 0.1*I
o2+ V
d2
I
o1 + I
o2= 4A
I
d1= 2*I
o1
I
d2= 2*I
o2
Can obtain:
I
o1 = 1.955A
I
o2= 2.045A
Can be found out by comparison, the utility model inhibits the uneven flow phenomenon of diode preferably.
Although described preferred embodiment of the present utility model, those skilled in the art once obtain the basic creative concept of cicada, then can make other change and amendment to these embodiments.So claims are intended to be interpreted as comprising preferred embodiment and falling into all changes and the amendment of the utility model scope.
Obviously, those skilled in the art can carry out various change and modification to the utility model and not depart from spirit and scope of the present utility model.Like this, if these amendments of the present utility model and modification belong within the scope of the utility model claim and equivalent technologies thereof, then the utility model is also intended to comprise these change and modification.
Claims (3)
1. a SEPIC circuit for parallel-connection structure, comprises the first inductance, switching tube, main intermediate circuit and output capacitance, described main intermediate circuit comprises the first isolation capacitance, the first diode and the second inductance, described one end of first inductance is connected with the anode of DC input voitage, the other end of described first inductance is connected with one end of the first conduction terminal of described switching tube and described first isolation capacitance, the other end of described first isolation capacitance is connected with the positive pole of described first diode and one end of the second inductance, the negative pole of described first diode is connected with one end of described output capacitance, second conduction terminal of described switching tube, the other end of described second inductance and the other end of described output capacitance are all connected with the negative terminal of DC input voitage, it is characterized in that, this SEPIC circuit also comprises one or more groups secondary intermediate circuit,
Each is organized secondary intermediate circuit and comprises the second isolation capacitance, the second diode and the 3rd inductance;
One end of described second isolation capacitance is connected with one end of the first described isolation capacitance, the other end of the first described inductance and the first conduction terminal of described switching tube, the other end of described second isolation capacitance is connected with one end of the positive pole of described second diode and the 3rd inductance, the negative pole of described second diode is connected with the negative pole of the first described diode and one end of described output capacitance, and the other end of described 3rd inductance is connected with the negative terminal of described DC input voitage.
2. the SEPIC circuit of a kind of parallel-connection structure as claimed in claim 1, is characterized in that, the equal winding of coil of the coil of described first inductance, the coil of described second inductance and all 3rd inductance is on same magnetic core.
3. the SEPIC circuit of a kind of parallel-connection structure as claimed in claim 1, is characterized in that, described switching tube is nmos switch pipe, and the first conduction terminal of described switching tube is the drain electrode of this NMOS tube, and the second conduction terminal of described switching tube is the source electrode of this NMOS tube.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201520411023.1U CN204681250U (en) | 2015-06-15 | 2015-06-15 | A kind of SEPIC circuit of parallel-connection structure |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201520411023.1U CN204681250U (en) | 2015-06-15 | 2015-06-15 | A kind of SEPIC circuit of parallel-connection structure |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN204681250U true CN204681250U (en) | 2015-09-30 |
Family
ID=54180917
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201520411023.1U Withdrawn - After Issue CN204681250U (en) | 2015-06-15 | 2015-06-15 | A kind of SEPIC circuit of parallel-connection structure |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN204681250U (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US10944283B2 (en) | 2017-12-22 | 2021-03-09 | Industrial Technology Research Institute | Distributed single-stage on-board charging device and method thereof |
-
2015
- 2015-06-15 CN CN201520411023.1U patent/CN204681250U/en not_active Withdrawn - After Issue
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US10944283B2 (en) | 2017-12-22 | 2021-03-09 | Industrial Technology Research Institute | Distributed single-stage on-board charging device and method thereof |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN106936319B (en) | An isolated three-port bidirectional DC-DC converter | |
| CN103248232B (en) | High-efficiency multi-output DC/DC converter and control method thereof | |
| CN103151932A (en) | Buck / Boost integration type three-port direct current converter and control method thereof | |
| CN103929074B (en) | Single Stage Ac/dc Converter | |
| CN103412181B (en) | For the inductive current zero cross detection circuit that boost power factor corrects | |
| CN113992010A (en) | Wide-gain DC-DC converter and control method thereof | |
| CN103647448B (en) | Integrated step-down-flyback type high power factor constant current circuit and device | |
| CN203617902U (en) | Integrated buck-flyback type high power factor constant current circuit and device | |
| CN206349917U (en) | A kind of resonance circuit | |
| CN205490142U (en) | Switched inductor boost converter | |
| CN202424556U (en) | Rectification circuit for high current output transformer and transformer | |
| CN204089635U (en) | High-frequency electrical pulses plating power supply | |
| CN204681250U (en) | A kind of SEPIC circuit of parallel-connection structure | |
| CN106159965A (en) | A kind of minimal form compensates power supply | |
| CN104702116B (en) | Active coupling inductance network boost converter | |
| CN104883056A (en) | SEPIC circuit in parallel structure | |
| CN109713905A (en) | Single coupling inductance multi output buck converter of CCM/DCM multiplexing | |
| CN207039460U (en) | A dual-transistor forward Z-source DC voltage converter | |
| CN101969723B (en) | A two-stage LED driver circuit without optocoupler with high power factor | |
| CN206698116U (en) | A kind of high-gain DC voltage changer for reducing switching tube current stress | |
| CN108988632A (en) | A kind of switch converters | |
| CN105896991B (en) | A kind of reversible transducer | |
| CN205195567U (en) | Novel LC series resonance DCDC converter and power electronic device | |
| CN210839355U (en) | Bidirectional DC converter topology structure | |
| CN204967611U (en) | Compound high -efficient power factor correction circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CP03 | Change of name, title or address |
Address after: 201203 Shanghai City, Pudong New Area China Zuchongzhi Road (Shanghai) Free Trade Zone No. 2388 building 1-2 Patentee after: Koboda technology, Limited by Share Ltd Address before: 201203 Shanghai city Zuchongzhi road Pudong New Area Zhangjiang hi tech Park No. 2388 Patentee before: Keboda Technology Corp. |
|
| CP03 | Change of name, title or address | ||
| AV01 | Patent right actively abandoned |
Granted publication date: 20150930 Effective date of abandoning: 20171114 |
|
| AV01 | Patent right actively abandoned |