CN202652343U - System with support of displaying multiple paths of high-definition video signals - Google Patents
System with support of displaying multiple paths of high-definition video signals Download PDFInfo
- Publication number
- CN202652343U CN202652343U CN 201120573257 CN201120573257U CN202652343U CN 202652343 U CN202652343 U CN 202652343U CN 201120573257 CN201120573257 CN 201120573257 CN 201120573257 U CN201120573257 U CN 201120573257U CN 202652343 U CN202652343 U CN 202652343U
- Authority
- CN
- China
- Prior art keywords
- vision signal
- definition
- path high
- video
- multiple paths
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Landscapes
- Studio Circuits (AREA)
Abstract
The utility model discloses a system with support of displaying multiple paths of high-definition video signals. The system comprises a video processing board for receiving the multiple paths of high-definition video signals and processing the signals and a display device used for displaying the processed multiple paths of high-definition video signals outputted by the video processing board. According to the system, the received multiple paths of high-definition video signals are processed through the video processing board, then the processed multiple paths of high-definition video signals are outputted to the display device for displaying, and a purpose of displaying multiple paths of high-definition videos based on a single display device is realized.
Description
Technical field
The utility model relates to the video image technical field, relates in particular to a kind of system that supports that the multi-path high-definition vision signal shows.
Background technology
Because high-definition video signal has the advantages that data volume is large, requirement of real-time is high, so at present demonstration of high-definition video signal or can only single channel show, demonstration for the multi-path high-definition vision signal, common way is to be fixed to dwindle after the splicing to show again, perhaps relying on a plurality of display unit realizes, this shows size so that the user can not adjust each road video in real time, or the rotation picture etc.; Thereby so that centralized displaying is with high costs, very flexible, practicality are not strong, can not satisfy the demand of the application scenarios such as centralized displaying management.
The utility model content
The utility model provides a kind of system that supports that the multi-path high-definition vision signal shows.
According to the utility model embodiment, the utility model provides a kind of system that supports that the multi-path high-definition vision signal shows, comprising: be used for receiving multi-path high-definition vision signal and the Video processing integrated circuit board of processing, be used for showing a display unit of the multi-path high-definition vision signal after the processing of described Video processing integrated circuit board output.
Described Video processing integrated circuit board comprises: be used for to receive the multi-path high-definition vision signal input unit, be used for storage multi-path high-definition vision signal at least one memory, be used for described at least one memory carry out read-write operation read-write cell, be used for according to user's request the multi-path high-definition vision signal being carried out the video frequency processing chip of convergent-divergent and/or rotation and/or combined and spliced processing and the output unit that is used for the output multi-channel high-definition video signal.
Described video frequency processing chip comprises the chip that FPGA realizes.
Described input unit comprises for receiving and conversion at least one optic module from the vision signal of optical-fibre channel transmission.
Described at least one memory comprises DRAM.
What described output unit was exported is the multi-path high-definition vision signal that belongs to same shooting time.
The beneficial effects of the utility model are: by described Video processing integrated circuit board the multi-path high-definition vision signal that receives is processed, then the multi-path high-definition vision signal after will processing outputs on the display unit and shows, has realized showing based on single display unit the purpose of multi-path high-definition video.
Description of drawings
Fig. 1 is the system configuration schematic diagram of a kind of embodiment;
Fig. 2 is the structural representation of the Video processing integrated circuit board of a kind of embodiment;
Fig. 3 to Fig. 8 is respectively any convergent-divergent of 8 road videos that adopt a kind of embodiment realization, the schematic diagram of rotation combination.
Embodiment
By reference to the accompanying drawings the utility model is described in further detail below by embodiment.
As shown in Figure 1, the system that shows of the support multi-path high-definition vision signal of a kind of embodiment comprises: be used for receiving multi-path high-definition vision signal and the Video processing integrated circuit board 10 of processing, be used for the display unit 30 that display video is processed the multi-path high-definition vision signal after the processing of integrated circuit board output.
As shown in Figure 2, the Video processing integrated circuit board comprises: be used for to receive the multi-path high-definition vision signal input unit 11, be used for storage multi-path high-definition vision signal at least one memory 15, be used for memory 15 carry out read-write operation read-write cell, be used for according to user's request the multi-path high-definition vision signal being carried out the video frequency processing chip 13 of convergent-divergent and/or rotation and/or combined and spliced processing and the output unit that is used for the output multi-channel high-definition video signal.When should be understood that specific implementation, the Video processing integrated circuit board can also comprise the interface corresponding with optic module.In the present embodiment, video frequency processing chip adopts FPGA(Field Programmable Gateway Array, field programmable gate array) realizes, input unit comprises for receiving and conversion at least one optic module from the vision signal of optical-fibre channel transmission, memory adopts DRAM, and what output unit was exported is the multi-path high-definition vision signal that belongs to same shooting time.
Among a kind of embodiment, system takes HD video by the multichannel camera and transmits by optical fiber, then by a Video processing integrated circuit board centralized management, processing, is realized showing in real time by a display unit at last.The Video processing integrated circuit board adopts FPGA as kernel processor chip, deposit the multi-path high-definition vision signal in DRAM, then read the vision signal that deposits in, according to user's request respectively these signals carry out the processing such as convergent-divergent, rotation, then the vision signal after will processing deposits the combination that DRAM carries out video flowing in, exports at last all video flowings to display unit; Thereby realize finishing based on the single display device functions such as any convergent-divergent of multi-path high-definition real-time video, synthetic, rotation.The processing such as convergent-divergent, rotation can utilize FPGA to realize, specifically can adopt convergent-divergent commonly used, rotation scheduling algorithm to realize.Be appreciated that, here DRAM can have a plurality of, input unit deposits DRAM in after receiving the multi-path high-definition vision signal, process for each road vision signal, that finishes dealing with puts into another DRAM, until this DRAM be filled with after with its output, this DRAM discharges to re-use simultaneously.To shown in Figure 8, to input 8 tunnel vision signals as example, the system of employing the present embodiment can realize any convergent-divergent to 8 road videos, the rotation combination function on the single display device such as Fig. 3.
To sum up, the system of the present embodiment has the following advantages: (1) can realize the combination in any splicing of multi-path high-definition real-time video; (2) amplification that realizes any single width picture or multi-picture is dwindled, even the rotation of picture; (3) can at the Real Time Monitoring of single display device realization multichannel picture, break through the technical barrier in centralized displaying field.
Above-described embodiment is of the present utility model giving an example, although disclose for the purpose of illustration most preferred embodiment of the present utility model and accompanying drawing, but it will be appreciated by those skilled in the art that: in the spirit and scope that do not break away from the utility model and appended claim, various replacements, variation and modification all are possible.Therefore, the utility model should not be limited to most preferred embodiment and the disclosed content of accompanying drawing.
Claims (5)
1. system that supports that the multi-path high-definition vision signal shows, it is characterized in that, comprising: be used for to receive multi-path high-definition vision signal and the Video processing integrated circuit board of processing, be used for showing a display unit of the multi-path high-definition vision signal after the processing of described Video processing integrated circuit board output.
2. the system as claimed in claim 1, it is characterized in that, described Video processing integrated circuit board comprises: the input unit that is used for receiving the multi-path high-definition vision signal, at least one memory that is used for storage multi-path high-definition vision signal, be used for carrying out with described at least one memory the read-write cell of read-write operation, be used for the multi-path high-definition vision signal being carried out the video frequency processing chip of convergent-divergent, rotation, combination according to user's request, and the output unit that is used for the output multi-channel high-definition video signal.
3. system as claimed in claim 2 is characterized in that, described video frequency processing chip comprises the chip that FPGA realizes.
4. system as claimed in claim 2 or claim 3 is characterized in that, described input unit comprises for receiving and conversion at least one optic module from the vision signal of optical-fibre channel transmission.
5. system as claimed in claim 4 is characterized in that, described at least one memory comprises DRAM.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 201120573257 CN202652343U (en) | 2011-12-31 | 2011-12-31 | System with support of displaying multiple paths of high-definition video signals |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 201120573257 CN202652343U (en) | 2011-12-31 | 2011-12-31 | System with support of displaying multiple paths of high-definition video signals |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN202652343U true CN202652343U (en) | 2013-01-02 |
Family
ID=47421365
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 201120573257 Expired - Fee Related CN202652343U (en) | 2011-12-31 | 2011-12-31 | System with support of displaying multiple paths of high-definition video signals |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN202652343U (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105282597A (en) * | 2015-10-17 | 2016-01-27 | 浙江宇视科技有限公司 | Video stream scaling device and method |
-
2011
- 2011-12-31 CN CN 201120573257 patent/CN202652343U/en not_active Expired - Fee Related
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN105282597A (en) * | 2015-10-17 | 2016-01-27 | 浙江宇视科技有限公司 | Video stream scaling device and method |
| CN105282597B (en) * | 2015-10-17 | 2018-12-07 | 浙江宇视科技有限公司 | A kind of video flowing device for zooming and method |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101516015B (en) | Multi-path video data acquiring, processing and transmitting method | |
| CN103021378B (en) | A kind of device for multi-screen mosaic display and method | |
| CN102103826A (en) | Light emitting diode (LED) display screen splicing control system and LED display screen | |
| CN105208275B (en) | A kind of system for supporting to handle in real time in flow data piece | |
| CN107133011B (en) | Multichannel data storage method of oscillograph | |
| CN211184115U (en) | Vehicle-mounted display control terminal with multi-channel video display function | |
| CN203912066U (en) | Multi-screen controller | |
| CN103686314A (en) | Demultiplex device and method adopting HD (high definition) video channel to transmit SD (standard definition) videos | |
| CN102263880A (en) | Image scaling method and apparatus thereof | |
| CN106101712B (en) | A kind of processing method and processing device of video stream data | |
| CN104717485A (en) | VGA interface naked-eye 3D display system based on FPGA | |
| CN102625110B (en) | Caching system and caching method for video data | |
| CN105187753A (en) | System for recording panoramic video | |
| CN102426514A (en) | Large-screen spliced wall synchronous display method and device | |
| CN103246754B (en) | A kind of high-speed digital signal collection, storage system | |
| CN102625086B (en) | DDR2 (Double Data Rate 2) storage method and system for high-definition digital matrix | |
| CN202652343U (en) | System with support of displaying multiple paths of high-definition video signals | |
| CN103813125B (en) | A kind of duplex digital image processing system | |
| CN203708370U (en) | Multipath digital image processing system | |
| CN101998135A (en) | System for collecting and playing mobile television signal and control method | |
| CN108174285A (en) | A kind of interface conversion method and system | |
| CN201499263U (en) | Single-fiber single-wavelength 1080P VOOP | |
| CN204258949U (en) | A kind of IMAQ playback board | |
| CN202362766U (en) | Liquid crystal splicing wall applicable to synchronously displaying multipath image data | |
| CN214205739U (en) | General type high definition display system based on FPGA for photoelectric platform |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20130102 Termination date: 20141231 |
|
| EXPY | Termination of patent right or utility model |