CN1662041A - DVB reception IC with bus interface - Google Patents
DVB reception IC with bus interface Download PDFInfo
- Publication number
- CN1662041A CN1662041A CN2004100919811A CN200410091981A CN1662041A CN 1662041 A CN1662041 A CN 1662041A CN 2004100919811 A CN2004100919811 A CN 2004100919811A CN 200410091981 A CN200410091981 A CN 200410091981A CN 1662041 A CN1662041 A CN 1662041A
- Authority
- CN
- China
- Prior art keywords
- module
- bus interface
- pci bus
- descrambling
- interface
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000012545 processing Methods 0.000 claims abstract description 15
- 230000006870 function Effects 0.000 abstract description 16
- 238000000034 method Methods 0.000 abstract description 4
- 238000010586 diagram Methods 0.000 description 5
- 238000013461 design Methods 0.000 description 4
- 238000005516 engineering process Methods 0.000 description 4
- 238000006243 chemical reaction Methods 0.000 description 3
- 238000004891 communication Methods 0.000 description 2
- 230000000875 corresponding effect Effects 0.000 description 2
- 230000002093 peripheral effect Effects 0.000 description 2
- 238000000926 separation method Methods 0.000 description 2
- 238000012546 transfer Methods 0.000 description 2
- 230000005540 biological transmission Effects 0.000 description 1
- 230000001276 controlling effect Effects 0.000 description 1
- 238000012937 correction Methods 0.000 description 1
- 230000002596 correlated effect Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
Images
Landscapes
- Two-Way Televisions, Distribution Of Moving Picture Or The Like (AREA)
Abstract
The IC circuit includes a reception module for TS stream data, TS stream data process module in use for processing data from the reception module, a central control module for controlling TS stream process module and a de-scrambling module. Controlled by the central control module, the de-scrambling module carried out de-scrambling the scrambled data from TS stream process module. Then, de-scrambled data through PCI bus are entered to computer. Besides functions of digital TV and receiving IP data, the IC circuit can realize de-scrambling function through hardware. Features are: multiple functions and simple structure.
Description
Technical field
The present invention relates to the DVB receiving integrate circuit of a kind of band pci bus interface (Peripheral ComponentInterconnect, peripheral element extension interface).
Background technology
(Digital Video Broadcasting DVB) is the developing direction of radio and television from now on, and wherein IP over DVB technology is to realize a kind of technology of digital television broadcasting in digital television broadcasting.
IP over DVB system has merged the advantage of DVB and two kinds of technology of IP, and the various source server of front end link to each other with the mode (for example Ethernet) of DVB gateway by local area network (LAN).At receiving terminal, the user receives and meets the DVB standard digital signals and it is carried out processing such as demodulation, error correction and demultiplexing by being installed in satellite on the PC, wired, ground DVB data receiver card, at last storage is arrived on the PC (Personal Computer, PC).The user can allow the DVB data receiver card selectively receive according to the different program of needs customization of oneself.
Prior art DVB data receiver card generally adopts network chip or other video reception special chips, also has some to adopt the fpga logic circuit design.Seeing also Fig. 1, is a kind of prior art DVB data receiver card and application system thereof that the Chinese patent of on December 17th, 2003 bulletin is disclosed for 01101864.X number.This DVB data receiver card 32 receives from satellite or other wired or wireless digital television signals, and decoding and demultiplexing are after the PCI slot is passed to computer 31.Simultaneously, this computer 31 can also be connected with network with network interface card 34 by the PCI slot, transmitting-receiving IP data.
But, prior art DVB data, tv receiver card are owing to adopt network or video special chip or fpga logic circuit design, only can flow (TransportStream, transport stream) by acceptance criteria TS, received signal level can not be selected, can not receive serial TS stream, can not 8 of selective receptions or the input of 16 bit data, there is not distant control function, some can't carry out descrambling to scramble information, there is not CAM (Conditional Access Module, Conditional Access Module) card.
Summary of the invention
In order to solve the problem of the few and poor compatibility of prior art DVB data card function, the invention provides a kind of DVB receiving integrate circuit of multi-functional and compatible good band pci bus interface.
The technical scheme that technical solution problem of the present invention is adopted is: a kind of DVB receiving integrate circuit with pci bus interface is provided, it comprises a TS flow data receiver module, the a pair of TS stream processing module of handling from the data of TS flow data receiver module, central control module, a descrambling module of the band pci bus interface of one control TS stream processing module, this descrambling module is controlled by central control module, to carrying out descrambling, enter computer through pci bus interface again from the scrambled data of TS stream processing module.
The DVB receiving integrate circuit of band pci bus interface of the present invention can also be realized functions such as descrambling except that can realizing Digital Television and IP Data Receiving function, function is many and simple in structure.
Description of drawings
Fig. 1 is the schematic diagram of prior art DVB data card and application system thereof;
Fig. 2 is the schematic diagram of the DVB receiving integrate circuit of band pci bus interface of the present invention;
Fig. 3 is the central control module structural representation shown in Fig. 2;
Fig. 4 is the descrambling module workflow diagram shown in Fig. 2;
Fig. 5 is that the external remote control receiver module of the DVB receiving integrate circuit of band pci bus interface of the present invention is realized the external remote control function diagram;
Fig. 6 is that the external CI interface chip of the DVB receiving integrate circuit of band pci bus interface of the present invention is realized the CI function diagram.
Embodiment
Consult Fig. 2, the DVB receiving integrate circuit 100 of band pci bus interface of the present invention mainly comprises a TS flow data receiver module 101, the a pair of TS stream processing module of handling from the data of TS flow data receiver module 102, the central control module 105 of the band pci bus interface of one control TS stream processing module, one descrambling module 103, be located at DMA (Direct MemoryAccess, the direct memory access (DMA)) module 104 of 106 of described descrambling module 103 and master-slave mode pci buss.
See also Fig. 3, central control module 105 is by HOST interface register, Remote Control Interface register, I
2C (Inter IC Communication Protocol, internal integrated circuit communication protocol) interface register, GPIO (General-purpose I/O Port) control register, PCI control register, TS control register, PID (Packet ID, Packet Identifier) register, CW (Control Word, control word) a series of internal control registers such as register, DMA register, PCI status register are formed, and also comprise a pci bus interface.Central control module 105 inner each modular circuit are to work under all register controlled.This central control module 105 receives the write order of pci buss 106, and this order is changed into control to corresponding registers; This central control module 105 also receives the read command of pci bus 106, and the required data that read of this order are sent to pci bus 106.Pci bus 106 reading and writing orders are carried out corresponding operation by computer terminal software.
Central control module 105 is by a PID module 111 control TS stream processing modules 102, according to being provided with of PID register (see figure 2) the data that enter TS stream processing module 102 carried out PID and filters or all pass through.
Central control module 105 is also by a CW module 112 these descrambling modules 103 of control.This CW module is a control word memory, is used for preserving the control word that descrambling is used.The DVB receiving integrate circuit 100 of band pci bus interface of the present invention adopts European standard DVB Descrambling Algorithms, supports TS stream and PES stream (Packetized Elementary Stream, Packet Elementary Stream) descrambling, descrambling 32 road PID simultaneously.The intact data of descrambling are directly delivered to dma module 104, by dma module 104 data are delivered to calculator memory.
When TS when stream of DVB receiving integrate circuit 100 acceptance criterias of this band pci bus interface, 102 pairs of TS stream of TS stream processing module demultiplexing, and carry out PID according to the setting of PID register and filter or all pass through.Can receive serial input or parallel input according to register setting, also can control significant level effective, synchronizing signal.
When the DVB receiving integrate circuit 100 of this band pci bus interface receives through the TS of scrambling stream, software is provided with control word by central control module 105 simultaneously, descrambling module 103 is read CW module 112 controlled words, and then the TS that receives TS stream processing module 102 flows, and it is carried out descrambling, the TS stream of handling well (promptly separating flow-disturbing) is passed through dma module 104, deliver to calculator memory by pci bus 106, transfer to software and handle with dma mode.
See also Fig. 4, wherein the descrambling flow process of descrambling module 103 comprises secret key conversion 1033, stream descrambling 1031 and piece descrambling 1032.When receiving the TS stream of TS stream processing module 102, carry out descrambling through the secret key of secret key conversion 1033 by 1031 cooperations of stream descrambling; Data behind the descrambling enter piece descrambling 1032, are cooperated through the secret key of secret key conversion 1033 by stream descrambling 1031 and carry out descrambling, and the descrambling that obtains at last flows to into dma module 104.
Briefly, that the DVB receiving integrate circuit 100 of band pci bus interface of the present invention can receive is wired, the Digital Television or the IP data of satellite and terrestrial transmission, by sequence of operations such as TS stream demultiplexing, descramblings, Data Receiving is got off, the associated treatment that cooperates software realizes outside Digital Television and the IP Data Receiving function, according to the present invention, the DVB receiving integrate circuit of band pci bus interface of the present invention is done following design, just can realize greater functionality:
A) when the user need support CAM, only need to connect a CI (CommonInterface, common interface) interface chip and just can realize two CAM card control, finish descrambling by the CAM card.The function of CAM is with descrambling, smart card, and the correlated condition receiving software is placed on digital television or set-top box, reach digital television or set-top box manufacturer and CAM and divide the effect of opening, realize " separation between machine and card ", please consult Fig. 6 together, promptly can increase the external CAM card 115 of a connection CI interface chip 114, reception is through the TS of a Tuner (tuning circuit) 113 and a CI interface chip 114 stream, authentication through CAM card article spare receiving software, if this TS stream meets the descrambling requirement, it is carried out descrambling, and the TS that descrambling is the intact CI interface chip 114 of flowing through is sent to integrated circuit 100, finishes controls such as TS stream descrambling.This CAM 115 connects central control module 105 by a HOST interface 107, can realize two CAM card control by arranging in pairs or groups with this CI interface chip 114, thereby realize " separation between machine and card ".
B) please consult Fig. 5 together, can add a remote control receiver module 116, receive head such as infrared remote control.Connect central control module 105 by Remote Control Interface 108, receive outside infrared remote-controlled signal 117.Be aided with software and realize distant control function, can support two kinds of remote control code values of NEC and RC5.The user only needs the outside infrared remote control that connects to receive head, and remote signal is directly received, and transfers to internal module and handles.
C) please consult Fig. 6 more together, central control module 105 can be set up the I of a connection CI interface chip 114
2C bus interface 109.Pass through I
2C bus interface 109 control CAM interface chip 115 internal registers (figure does not show), thereby by HOST interface 107 and I
2C bus interface 109 connects central control module 105, so just can realize the CI function by external CI interface chip 114.
D) can plug-in encryption configuration chip, by the own software of cryptographic algorithm protection, the register that the part of the DVB receiving integrate circuit 100 of while band pci bus interface of the present invention need dispose can be kept at this, when powering on it is read in, and finishes register configuration.
E) can set up a GPIO interface 110 that connects pci bus 106.Being the IO register of pci bus 106 during use, can controlling the input and output direction by software, also is that central control module 105 can be converted into inner register and internal memory operation with the IO operation of pci bus 106.
In addition, TS flow data receiver module 101 is supported the input of CCIR6568/16 bit data, and its incoming signal level is optional.
With respect to prior art, the DVB receiving integrate circuit 100 of band pci bus interface of the present invention owing to add descrambling module 103 designs, also can be realized hardware descrambling function except that can realizing long-distance education IP data and Digital Television receiving function; Also can realize two CAM card control easily, pass through I
2Functions such as C bus interface 109 control CAM interface chip internal registers, the outside infrared remote control of realization and software privacy, compatible good.
Claims (7)
1. DVB receiving integrate circuit with pci bus interface comprises:
One TS flow data receiver module;
One TS flows processing module, to handling from the data of described TS flow data receiver module;
The central control module of one band pci bus interface is controlled described TS stream processing module,
It is characterized in that:
Also comprise a descrambling module, controlled by described central control module,, enter computer through described pci bus interface again carrying out descrambling from the scrambled data of described TS stream processing module.
2. the DVB receiving integrate circuit of band pci bus interface according to claim 1 is characterized in that: further be connected a dma module between described descrambling module and pci bus interface, it is controlled by described central control module.
3. the DVB receiving integrate circuit of band pci bus interface according to claim 2 is characterized in that: described descrambling module is to support TS stream and PES stream descrambling, and the descrambling module of while descrambling 32 road PID.
4. the DVB receiving integrate circuit of band pci bus interface according to claim 1 is characterized in that: described pci bus interface is the master-slave mode pci bus interface.
5. the DVB receiving integrate circuit of band pci bus interface according to claim 1 is characterized in that: comprise that further one connects the HOST interface of described central control module, the external CI interface chip of this HOST interface.
6. the DVB receiving integrate circuit of band pci bus interface according to claim 5 is characterized in that: comprise that further one connects the remote control receiver module of described central control module by Remote Control Interface.
7. the DVB receiving integrate circuit of band pci bus interface according to claim 5 is characterized in that: central control module comprises that further one connects the I of CI interface chip
2C bus interface, the DVB receiving integrate circuit of this band pci bus interface comprise that also one connects the external CAM interface chip of CI interface chip.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN2004100919811A CN1662041A (en) | 2004-12-31 | 2004-12-31 | DVB reception IC with bus interface |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN2004100919811A CN1662041A (en) | 2004-12-31 | 2004-12-31 | DVB reception IC with bus interface |
Publications (1)
Publication Number | Publication Date |
---|---|
CN1662041A true CN1662041A (en) | 2005-08-31 |
Family
ID=35011088
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN2004100919811A Pending CN1662041A (en) | 2004-12-31 | 2004-12-31 | DVB reception IC with bus interface |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN1662041A (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN100576903C (en) * | 2006-06-02 | 2009-12-30 | 海华科技股份有限公司 | Reading device of condition receiving module |
CN101448126B (en) * | 2007-11-27 | 2010-12-15 | 海华科技股份有限公司 | Conditional access system of digital television and operation method thereof |
CN105338396A (en) * | 2015-08-28 | 2016-02-17 | 山东泰信电子股份有限公司 | Network video playing system and network video playing method based on TS over IP |
CN103747038B (en) * | 2012-12-21 | 2016-10-05 | 北京海威汇达计算机技术有限责任公司 | Digital film copy special reception terminal |
-
2004
- 2004-12-31 CN CN2004100919811A patent/CN1662041A/en active Pending
Cited By (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN100576903C (en) * | 2006-06-02 | 2009-12-30 | 海华科技股份有限公司 | Reading device of condition receiving module |
CN101448126B (en) * | 2007-11-27 | 2010-12-15 | 海华科技股份有限公司 | Conditional access system of digital television and operation method thereof |
CN103747038B (en) * | 2012-12-21 | 2016-10-05 | 北京海威汇达计算机技术有限责任公司 | Digital film copy special reception terminal |
CN105338396A (en) * | 2015-08-28 | 2016-02-17 | 山东泰信电子股份有限公司 | Network video playing system and network video playing method based on TS over IP |
CN105338396B (en) * | 2015-08-28 | 2018-11-02 | 山东泰信电子股份有限公司 | A kind of Internet video play system and method based on TS over IP |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US9026790B2 (en) | Processing packet streams | |
CN1150761C (en) | Security-improved access control system using smart cards | |
EP0910208B1 (en) | Digital broadcast receiving system | |
US5245429A (en) | Selective data broadcasting receiver adapter apparatus and method for personal computers | |
EP0939546A1 (en) | Filtering of digital data | |
US20100186087A1 (en) | Processing packet streams | |
CN1816135A (en) | Information receiver, digital television system and method for sharing pins | |
US7786996B2 (en) | System and method for object oriented hardware including cross-point switch interconnecting modules with I/O | |
CN1662041A (en) | DVB reception IC with bus interface | |
CN102227138A (en) | Conditional access module card and realization method thereof | |
CN101267639A (en) | A memory card and its method for realizing conditional access | |
US20160191965A1 (en) | Broadcast receiving apparatus and method for controlling the same | |
US7010802B1 (en) | Programmable pattern match engine | |
CN201403162Y (en) | Digital broadcast decoding circuit | |
CN100527782C (en) | Digital television system | |
US20040221156A1 (en) | Module for secure transmission of data | |
EP2804391A1 (en) | Common Interface hub | |
CN2580522Y (en) | Computer external data receiving equipment with intelligent card reading function | |
US20060184702A1 (en) | Apparatus and related method for sharing address and data pins of a cryptocard module and external memory | |
CN1481158A (en) | Method for realizing common interface based on USB bus | |
KR100588586B1 (en) | How to share address between the address bus and conditional transport stream of conditional access module in common interface controller of set-top box | |
EP3644615A1 (en) | An interface device and method for a main receiver | |
CA2399237A1 (en) | Modem front-end apparatus and method | |
JP2000232614A (en) | Television circuit sending/receiving signal in various directions | |
CN1988666A (en) | Multiple module input and output system of digital multimedia stream transmission |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C12 | Rejection of a patent application after its publication | ||
RJ01 | Rejection of invention patent application after publication |