CN1373388A - Semiconductor device, manufacturing method thereof, and liquid crystal display using the semiconductor device - Google Patents
Semiconductor device, manufacturing method thereof, and liquid crystal display using the semiconductor device Download PDFInfo
- Publication number
- CN1373388A CN1373388A CN01108983A CN01108983A CN1373388A CN 1373388 A CN1373388 A CN 1373388A CN 01108983 A CN01108983 A CN 01108983A CN 01108983 A CN01108983 A CN 01108983A CN 1373388 A CN1373388 A CN 1373388A
- Authority
- CN
- China
- Prior art keywords
- spacer
- liquid crystal
- crystal display
- conductive
- contact pad
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 239000004973 liquid crystal related substance Substances 0.000 title claims abstract description 39
- 238000004519 manufacturing process Methods 0.000 title claims description 25
- 239000004065 semiconductor Substances 0.000 title claims description 20
- 125000006850 spacer group Chemical group 0.000 claims abstract description 99
- 239000002245 particle Substances 0.000 claims abstract description 35
- 239000000758 substrate Substances 0.000 claims abstract description 34
- 239000004642 Polyimide Substances 0.000 claims description 17
- 229920001721 polyimide Polymers 0.000 claims description 17
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 claims description 12
- 230000004888 barrier function Effects 0.000 claims description 10
- 239000011521 glass Substances 0.000 claims description 8
- 239000011810 insulating material Substances 0.000 claims description 8
- 239000010931 gold Substances 0.000 claims description 7
- ATJFFYVFTNAWJD-UHFFFAOYSA-N Tin Chemical compound [Sn] ATJFFYVFTNAWJD-UHFFFAOYSA-N 0.000 claims description 6
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 claims description 6
- 229910052737 gold Inorganic materials 0.000 claims description 6
- 229910052759 nickel Inorganic materials 0.000 claims description 6
- 239000011135 tin Substances 0.000 claims description 6
- 229910052718 tin Inorganic materials 0.000 claims description 6
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 claims description 5
- 229910052802 copper Inorganic materials 0.000 claims description 5
- 239000010949 copper Substances 0.000 claims description 5
- 239000000463 material Substances 0.000 claims description 5
- 239000011241 protective layer Substances 0.000 claims description 5
- 239000010410 layer Substances 0.000 description 22
- 238000000034 method Methods 0.000 description 15
- 238000010586 diagram Methods 0.000 description 11
- 229920002120 photoresistant polymer Polymers 0.000 description 11
- 239000002184 metal Substances 0.000 description 9
- 229910052751 metal Inorganic materials 0.000 description 9
- 230000008878 coupling Effects 0.000 description 6
- 238000010168 coupling process Methods 0.000 description 6
- 238000005859 coupling reaction Methods 0.000 description 6
- 238000002161 passivation Methods 0.000 description 3
- 230000008569 process Effects 0.000 description 3
- 238000009826 distribution Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 230000005012 migration Effects 0.000 description 2
- 238000013508 migration Methods 0.000 description 2
- 238000004806 packaging method and process Methods 0.000 description 2
- 229920000642 polymer Polymers 0.000 description 2
- 230000009471 action Effects 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 230000005540 biological transmission Effects 0.000 description 1
- 230000015572 biosynthetic process Effects 0.000 description 1
- 230000000903 blocking effect Effects 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 238000004140 cleaning Methods 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
- 230000002950 deficient Effects 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 238000005530 etching Methods 0.000 description 1
- 230000008020 evaporation Effects 0.000 description 1
- 238000001704 evaporation Methods 0.000 description 1
- 238000010438 heat treatment Methods 0.000 description 1
- 238000005304 joining Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229920005989 resin Polymers 0.000 description 1
- 239000011347 resin Substances 0.000 description 1
- 229920003002 synthetic resin Polymers 0.000 description 1
- 239000000057 synthetic resin Substances 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/10—Bump connectors ; Manufacturing methods related thereto
- H01L24/11—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/11—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
- H01L2224/1401—Structure
- H01L2224/1403—Bump connectors having different sizes, e.g. different diameters, heights or widths
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/12—Structure, shape, material or disposition of the bump connectors prior to the connecting process
- H01L2224/14—Structure, shape, material or disposition of the bump connectors prior to the connecting process of a plurality of bump connectors
- H01L2224/141—Disposition
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Liquid Crystal (AREA)
- Wire Bonding (AREA)
Abstract
一种液晶显示器装置,包括电路组件、电极、导电凸块、基板、接触垫、接合装置、隔块,在电路组件一侧设有电极;导电凸块形成在电极上;基板在对应导电凸块位置上设有接触垫;接合装置,具有多个导电颗粒,用以接合接触垫与导电凸块;隔块与导电凸块形成于电路组件同一侧,用以分隔导电颗粒。其可有效避免各向异性导电膜在接合时发生短路或接触不良现象、并增加产品质量。比现有技术更容易进行电路组件的反工。
A liquid crystal display device includes a circuit component, an electrode, a conductive bump, a substrate, a contact pad, a bonding device, and a spacer. The electrode is provided on one side of the circuit component; the conductive bump is formed on the electrode; the substrate is provided with a contact pad at a position corresponding to the conductive bump; the bonding device has a plurality of conductive particles for bonding the contact pad and the conductive bump; the spacer and the conductive bump are formed on the same side of the circuit component to separate the conductive particles. It can effectively avoid short circuit or poor contact of anisotropic conductive film during bonding and improve product quality. It is easier to rework the circuit component than the prior art.
Description
本发明涉及一种半导体装置与其制造方法,以及应用该半导体装置的液晶显示器,特别是涉及一种利用各向异性的导电膜(anisotropic conductivefilm,下称ACF)进行组件间耦接的半导体装置与其制造方法,以及应用该半导体装置的液晶显示器,其中通过形成特殊结构,而加强上述耦接的适当程度。The present invention relates to a semiconductor device and its manufacturing method, and a liquid crystal display using the semiconductor device, in particular to a semiconductor device using anisotropic conductive film (anisotropic conductive film, hereinafter referred to as ACF) for inter-component coupling and its manufacturing A method, and a liquid crystal display using the semiconductor device, wherein the proper degree of the above-mentioned coupling is enhanced by forming a special structure.
一些现有的电子装置中,组件与主体电路间的连接是通过导电膜(例如ACF)来进行。ACF是以非导电性的合成树脂与导电颗粒(conductiveparticle)混合而成,导电颗粒1如图1A的剖视图所示,其直径大约为3~5μm,其中央部分1a为聚合物,而在外面包覆以金属导体1b,如金、镍、锡等。In some existing electronic devices, the connection between the components and the main circuit is performed through a conductive film (such as ACF). ACF is made by mixing non-conductive synthetic resin and conductive particles. As shown in the cross-sectional view of Figure 1A, the
ACF常被用于液晶显示器的制造,有的是用于将面板的驱动芯片直接封装于玻璃基板上的制造方法(本领域通称为COG,即chip on glass),或者将该驱动芯片接合至软性电路板(COF,即chip on FPC)、再接合至基板的方法。ACF is often used in the manufacture of liquid crystal displays, and some are used to directly package the driver chip of the panel on the glass substrate (commonly known in the field as COG, that is, chip on glass), or bond the driver chip to a flexible circuit board (COF, chip on FPC), and then bonded to the substrate method.
此外,ACF也适用于将芯片接合于一般印刷电路板(COB,即chip onboard)的制作工艺中。In addition, ACF is also suitable for the manufacturing process of bonding chips to general printed circuit boards (COB, chip onboard).
如图1B所示,以基板4表示上述的玻璃基板、软性电路板、印刷电路板或其它电路板件。在制造中,其基板4上形成有接触垫(pad)4a,用以供各种信号、能量传递。另一方面,在芯片3的引脚上形成较厚的导电凸块(bump)3a。驱动芯片3与基板4之间置入ACF 5,然后加热改变ACF 5的黏滞度,接着压合驱动芯片3与基板4,此时对应的接触垫4a与导电凸块3a之间必须是相互对准。As shown in FIG. 1B , the
由于导电凸块3a具有一定的厚度,导电颗粒1会在导电凸块3a与接触垫4a之间被挤压。通过其外周面包覆的金属层1b,被挤压的导电颗粒1便在导电凸块3a与接触垫4a之间构成电连接。利用ACF进行芯片封装,便可同时完成黏合驱动芯片3与电路耦接的动作。Since the conductive bump 3a has a certain thickness, the
应用ACF进行芯片封装时,常见的问题是导电颗粒的不当的迁移(migration)。由于加热后ACF中树脂部分的黏滞度下降,在压合导电凸块3a与接触垫4a时,其间的导电颗粒容易向周围扩散迁移。问题之一如图1C所示,导电凸块3a与接触垫4a间的导电颗粒1数量太少,而使耦接的电阻增加。再者,另一问题如图1D所示,太多的导电颗粒1集中于相邻的导电凸块3a间,而产生侧向的电连接,即对相邻的导电凸块3a与相邻的接触垫4a造成短路。在芯片功能日渐增加,而单位面积上的接脚数目随之增加的情况下,短路的问题将越来越容易发生。When using ACF for chip packaging, a common problem is improper migration of conductive particles. Since the viscosity of the resin part in the ACF decreases after heating, when the conductive bump 3a and the
对于这些问题,美国专利第5844314号提出一种如图1E所示的结构,通过在导电凸块3a末端两侧产生突缘3a1,在接合时便可形成一容置空间,防止导电颗粒1的流窜,而确保导电凸块3a与接触垫4a间的耦接质量。For these problems, U.S. Patent No. 5,844,314 proposes a structure as shown in FIG. 1E , by producing flanges 3a1 on both sides of the end of the conductive bump 3a, an accommodating space can be formed during bonding to prevent
如图1F所示,美国专利第5903056号提出的方法是在基板4的接触垫4a的两侧设置突起结构,而达到类似上述美国专利第5844314号的功效。As shown in FIG. 1F , the method proposed in US Patent No. 5,903,056 is to provide protrusion structures on both sides of the
然而美国专利第5844314号与第5903056号并未解决在相邻接脚间产生短路的问题。However, US Patent Nos. 5,844,314 and 5,903,056 do not solve the problem of short circuits between adjacent pins.
如图1G所示,美国专利第5650919号提出的方法是在接合结构的基板4的一侧产生一尖峰形的聚合物结构6,以在接合时防止上述的短路发生,同时限制导电颗粒1的迁移。As shown in Figure 1G, the method proposed by U.S. Patent No. 5,650,919 is to produce a peak-
然而,其缺点是不能完全防止导电颗粒1的不当漂移,如图1H所示的上视图中,由于芯片3与基板4的接面上的导电颗粒1可以在平面上移动,而且美国专利第5650919号提出的方法只能防止单方向的导电颗粒1的迁移,因此接合时仍可能会有上述相邻的接触垫间形成短路的问题发生。However, its disadvantage is that it cannot completely prevent the improper drift of
再者,该案所提出的尖峰形结构6在尖峰的根部6a占有较大空间,接合时为避免卡到另一端的接脚造成接触不良,其接合的精准度必须更加提高,无形中会降低了质量并提高了制造成本。Furthermore, the peak-
此外,当接合不良或者有短路的情形产生,而驱动芯片需要反工(rework)、更换时,由于现有技术都把阻隔用的结构设置在基板4上,该各阻隔用的结构经常会在重工的过程中破损,而失去了阻隔导电颗粒1的效果。因此,将上述的阻隔结构设置于基板4的方法,也需要改进。In addition, when poor bonding or a short circuit occurs, and the driver chip needs to be reworked or replaced, since the prior art has provided barrier structures on the
本发明的目的在于提供一种半导体装置与其制造方法及应用该半导体装置的液晶显示器,以解决上述问题。The object of the present invention is to provide a semiconductor device, its manufacturing method and a liquid crystal display using the semiconductor device, so as to solve the above-mentioned problems.
本发明的目的是这样实现的,即提供一种液晶显示器装置,包括一电路组件(circuit device),在该电路组件的一侧设有一电极(electrode);一导电凸块(conductive bump),该导电凸块形成在该电极上;一基板(substrate),对应于该导电凸块的位置上设有一接触垫(bonding pad);一接合装置(connecting means),具有多个导电颗粒,用以接合该接触垫与该导电凸块,其中该导电颗粒用以电连接该接触垫与该导电凸块;以及一隔块(barrier rib),与该导电凸块形成于该电路组件的同一侧,用以分隔该导电颗粒。其中,该隔块以绝缘材料制成,如聚酰亚胺(polyimide,PI)。The object of the present invention is achieved in that a liquid crystal display device is provided, comprising a circuit device, an electrode is provided on one side of the circuit device; a conductive bump, the A conductive bump is formed on the electrode; a substrate (substrate) is provided with a contact pad (bonding pad) corresponding to the position of the conductive bump; a bonding device (connecting means) has a plurality of conductive particles for bonding The contact pad and the conductive bump, wherein the conductive particles are used to electrically connect the contact pad and the conductive bump; and a barrier rib, formed on the same side of the circuit assembly as the conductive bump, for use to separate the conductive particles. Wherein, the spacer is made of insulating material, such as polyimide (PI).
该接触垫还包括多个第一接触垫与多个第二接触垫,其中该第一接触垫是该液晶显示器的输入端,该第二接触垫是该液晶显示器的输出端。该隔块还包括一第一隔块,其中该第一隔块平行第一方向,用以分隔该第一接触垫之间的导电凸块。The contact pad also includes a plurality of first contact pads and a plurality of second contact pads, wherein the first contact pad is an input terminal of the liquid crystal display, and the second contact pad is an output terminal of the liquid crystal display. The spacer also includes a first spacer, wherein the first spacer is parallel to the first direction and used for separating the conductive bumps between the first contact pads.
再者,该隔块还包括第二隔块,其中该第二隔块平行该第一方向,用以分隔该第二接触垫之间的导电凸块。并且该隔块还包括第三隔块,其中该第三隔块平行第二方向,用以分隔该第一接触垫与第二接触垫之间的导电凸块。Furthermore, the spacer further includes a second spacer, wherein the second spacer is parallel to the first direction and is used to separate the conductive bumps between the second contact pads. And the spacer further includes a third spacer, wherein the third spacer is parallel to the second direction and is used to separate the conductive bump between the first contact pad and the second contact pad.
其中该第一隔块可连接于相邻的第三隔块,而形成一L形或T形的结构。同样的,其中该第二隔块可连接于相邻的第三隔块,而形成一L形或T形的结构。Wherein the first spacer can be connected to the adjacent third spacer to form an L-shaped or T-shaped structure. Likewise, the second spacer can be connected to the adjacent third spacer to form an L-shaped or T-shaped structure.
再者,该接合装置为各向异性导电膜(anisotropic conductive film,ACF)。而该导电凸块的材料可包括金、铜、镍、锡的任一种。此外,本发明的液晶显示器装置的基板为一玻璃基板。相对的,该电路组件为一集成电路(Integrated Circuit)、一软性电路板(Flexible Printed Circuit)或者是一印刷电路板(printed circuit board)。Furthermore, the bonding device is anisotropic conductive film (ACF). The material of the conductive bump may include any one of gold, copper, nickel, and tin. In addition, the substrate of the liquid crystal display device of the present invention is a glass substrate. In contrast, the circuit component is an integrated circuit (Integrated Circuit), a flexible printed circuit (Flexible Printed Circuit) or a printed circuit board (printed circuit board).
本发明还提供一种半导体装置,包括一电极(electrode);一导电凸块(conductive bump),该导电凸块设置在该电极上;一接触垫(bonding pad);一接合装置(connecting means),具有多个导电颗粒,用以接合该接触垫与该导电凸块,其中该导电颗粒用以电连接该接触垫与该导电凸块;以及一隔块(barrier rib),与该电极设置于同一侧,用以分隔该导电颗粒。The present invention also provides a semiconductor device, including an electrode (electrode); a conductive bump (conductive bump), the conductive bump is arranged on the electrode; a contact pad (bonding pad); a bonding device (connecting means) , having a plurality of conductive particles for bonding the contact pad and the conductive bump, wherein the conductive particle is used for electrically connecting the contact pad and the conductive bump; and a barrier rib, which is disposed on the electrode with the electrode The same side is used to separate the conductive particles.
其中,该隔块以绝缘材料制成,如聚酰亚胺(polyimide,PI);该接触垫还包括多个第一接触垫与多个第二接触垫,其中该第一接触垫是该液晶显示器的输入端,该第二接触垫是该液晶显示器的输出端;并且,该隔块还包括第一隔块,其中该第一隔块平行第一方向,用以分隔该第一接触垫之间的导电凸块;该隔块还包括第二隔块,其中该第二隔块平行该第一方向,用以分隔该第二接触垫之间的导电凸块;再者,该隔块还包括第三隔块,其中该第三隔块平行第二方向,用以分隔该第一接触垫与第二接触垫之间的导电凸块。Wherein, the spacer is made of insulating material, such as polyimide (polyimide, PI); the contact pad also includes a plurality of first contact pads and a plurality of second contact pads, wherein the first contact pads are the liquid crystal The input end of the display, the second contact pad is the output end of the liquid crystal display; and, the spacer also includes a first spacer, wherein the first spacer is parallel to the first direction, and is used to separate the first contact pad between the conductive bumps; the spacer also includes a second spacer, wherein the second spacer is parallel to the first direction to separate the conductive bumps between the second contact pads; moreover, the spacer also A third spacer is included, wherein the third spacer is parallel to the second direction and is used for separating the conductive bump between the first contact pad and the second contact pad.
其中,该第一隔块与第二隔块连接于相邻的第三隔块,而形成L形或T形的结构。Wherein, the first spacer and the second spacer are connected to the adjacent third spacer to form an L-shaped or T-shaped structure.
再者,该接合装置为各向异性导电膜(anisotropic conductive film,ACF);而该导电凸块的材料可包括金、铜、镍、锡的任一种。Furthermore, the bonding device is anisotropic conductive film (ACF); and the material of the conductive bump may include any one of gold, copper, nickel, and tin.
本发明还提供一种制造半导体装置的方法,包括以下的步骤:The present invention also provides a method of manufacturing a semiconductor device, comprising the following steps:
提供一电路组件,其中在该电路组件的一侧设有多个电极;在该电路组件上形成一保护层,并露出该电极;在该保护层上形成对应于该电极的多个导电凸块,并使该电极电连接至该导电凸块;以及形成多个隔块,其中该隔块形成于该导电凸块的同一侧,而且介于该导电凸块之间。A circuit component is provided, wherein a plurality of electrodes are provided on one side of the circuit component; a protective layer is formed on the circuit component and the electrodes are exposed; a plurality of conductive bumps corresponding to the electrodes are formed on the protective layer , and electrically connect the electrode to the conductive bump; and form a plurality of spacers, wherein the spacers are formed on the same side of the conductive bump and interposed between the conductive bumps.
下面结附图,详细说明本发明的实施例,其中:Below in conjunction with accompanying drawing, describe embodiment of the present invention in detail, wherein:
图1A为典型的导电颗粒结构示意图;Figure 1A is a schematic diagram of a typical conductive particle structure;
图1B为驱动芯片与玻璃基板的基本的ACF接合方法示意图;1B is a schematic diagram of a basic ACF bonding method between a driver chip and a glass substrate;
图1C、图1D为传统ACF接合方式常有的问题的示意图;Figure 1C and Figure 1D are schematic diagrams of common problems in traditional ACF joining methods;
图1E~图1G为现有技术用以解决图1C所示问题的若干方法示意图;Figures 1E to 1G are schematic diagrams of several methods used to solve the problem shown in Figure 1C in the prior art;
图1H为现有技术中未解决的问题的示意图;Figure 1H is a schematic diagram of unsolved problems in the prior art;
图2为本发明实施例的液晶显示器的局部结构示意图;2 is a schematic diagram of a partial structure of a liquid crystal display according to an embodiment of the present invention;
图3为本发明实施例的芯片上所设隔块的一种配置示意图;3 is a schematic diagram of a configuration of a spacer provided on a chip according to an embodiment of the present invention;
图4为本发明实施例的芯片上所设隔块的另一种配置示意图;FIG. 4 is a schematic diagram of another configuration of a spacer provided on a chip according to an embodiment of the present invention;
图5a~图5c为典型的芯片上导电凸块的形成过程示意图;5a to 5c are schematic diagrams of the formation process of a typical conductive bump on a chip;
图6a~图6g为本发明实施例的芯片上第一、第二隔块的制造过程示意图;6a to 6g are schematic diagrams of the manufacturing process of the first and second spacers on the chip according to the embodiment of the present invention;
图7、图8为本发明半导体装置的不同应用示意图。7 and 8 are schematic diagrams of different applications of the semiconductor device of the present invention.
符号说明:Symbol Description:
1~导电颗粒;1b~金属层;3~芯片;3a~导电凸块;4~基板;4a~接触垫;5~ACF;6~尖峰形结构;100~液晶显示器;10~芯片;11~基面;11a、11b~两缘;111~电极;112~保护层;113~接口金属层;114~光致抗蚀剂层;115~开口;116、116’~PI层;117、117’~光致抗蚀剂层;12~导电凸块;13~第一隔块;14~第二隔块;15~第三隔块;20~基板部;21~接触垫;21a~第一接触垫;21b~第二接触垫;30~接合装置;31~导电颗粒;01~第一方向;02~第二方向。1~conductive particle; 1b~metal layer; 3~chip; 3a~conductive bump; 4~substrate; 4a~contact pad; 5~ACF; 6~peak-shaped structure; 100~liquid crystal display; 10~chip; 11~ Base surface; 11a, 11b~both edges; 111~electrode; 112~protective layer; 113~interface metal layer; 114~photoresist layer; 115~opening; 116, 116'~PI layer; 117, 117' ~photoresist layer; 12~conductive bump; 13~first spacer; 14~second spacer; 15~third spacer; 20~substrate part; 21~contact pad; 21a~first contact Pad; 21b~second contact pad; 30~bonding device; 31~conductive particles; 01~first direction; 02~second direction.
第一实施例first embodiment
参照图2,本发明半导体装置的第一实施例为一液晶显示器100,其中包括至少一芯片10(为驱动芯片),设有一基面11,该基面11在相对两缘11a、11b附近设有至少二导电凸块12。With reference to Fig. 2, the first embodiment of semiconductor device of the present invention is a liquid crystal display 100, wherein comprises at least one chip 10 (for driving chip), is provided with a
另有一基板部20,即该液晶显示器100的玻璃面板,设有多个接触垫21,其中该导电凸块12设置对应于该接触垫21。Another
由于该芯片10必须与基板部20构成电连接,因此设有一接合装置30,其中该接合装置30具有数个导电颗粒31,以接合该基板部20与该接触垫21,并使该导电颗粒31夹挤于该接触垫21与导电凸块12间,而对该接触垫21与导电凸块12构成电连接。其中,接触垫21还包括多个第一接触21a垫与多个第二接触垫21b,其中该第一接触垫21a是该液晶显示器的信号输入端,该第二接触垫21b是该液晶显示器的信号输出端。Since the
换言之,本发明的设计中,在电路组件上设有至少一隔块(barrierrib),其中该导电凸块12形成于该电路组件的同一侧,用以分隔导电颗粒31,避免导电颗粒31的不当漂移。隔块以绝缘材料制成,并分为第一隔块13、第二隔块14与第三隔块15。如图2所示,该第一隔块13平行第一方向01,用以分隔相邻的第一接触垫21a之间的导电凸块12;该第二隔块14也平行该第一方向,用以分隔第二接触垫21b之间的导电凸块12;再者,该第三隔块15平行于一第二方向02,用以分隔第一接触垫21a与第二接触垫21b之间的导电凸块12。In other words, in the design of the present invention, at least one barrier (barrierrib) is provided on the circuit assembly, wherein the
如图2所示,第一、第二隔块13、14最好分别连接于相邻的第三隔块15,而形成一L形(未图标)或T形(如图所示)的结构。As shown in Figure 2, the first and
该绝缘材料最好为聚酰亚胺(polyimide,PI)。而其中,该接合装置30最好是本领域常用的各向异性导电膜(anisotropic conductive film,ACF)。再者,该导电凸块12的材料可以是金、铜、镍、锡的任一种。The insulating material is preferably polyimide (PI). Wherein, the
以上所述液晶显示面板的典型COG制作工艺所包括的装置。为解决前面所述的问题,详见以下实施例。The device included in the typical COG manufacturing process of the above-mentioned liquid crystal display panel. In order to solve the aforementioned problems, see the following examples for details.
第二实施例second embodiment
本发明的第二实施例如图3所示,中央具有四块第三隔块15,大体排列于四角,该第一、第二隔块13、14分别连接于邻近的第三隔块14。The second embodiment of the present invention is shown in FIG. 3 . There are four
第三实施例third embodiment
本发明的第三实施例如图4所示,中央具有两块第三隔块15,大体平行排列成两直线,该第一、第二隔块13、14分别连接于邻近的第三隔块15,形成两个相连的T形。The third embodiment of the present invention, as shown in Figure 4, has two
此外就制造方面,本发明的第一、第二与第三隔块13、14、15等装置最好是在芯片的导电凸块制作工艺中一并制造,以节省组装的程序。如图5a~图5c所示,本发明实施例的芯片导电凸块是以典型的程序制造。In addition, in terms of manufacturing, the first, second and
如图5a所示,芯片在进行导电凸块的制作工艺时,为了要在基面11上露出裸露的电极(electrode)111,会先在基面上形成并限定出一保护层(passivation layer)112,并且只露出该电极111。然后再覆盖上一接口金属层113,通常为Ti与W的合金。最后在接口金属层113的上涂覆一光致抗蚀剂层114,通过光掩模(mask)与紫外线进行曝光显影,去除不需要的光致抗蚀剂层,而形成图5a中的开口115,然后如图5b所示的,在该空槽上再覆盖上一金属(通常为Au,一般通过蒸镀方式)。参照图5c,去掉光致抗蚀剂之后即可形成凸块12。以上所述为典型导电凸块的制造方法。As shown in Figure 5a, when the chip is performing the fabrication process of the conductive bump, in order to expose the exposed electrode (electrode) 111 on the
为了要在芯片10的基面11上形成一预定的阻隔结构,本发明的制造方法除了形成导电凸块之外,还包括了形成阻隔结构的步骤,详细的步骤如图6a至图6g所示。In order to form a predetermined barrier structure on the
在图6a中,首先在基面上会先形成并限定出一保护层(passivationlayer)112,并且只露出该电极111。然后再覆盖上一接口金属层113。接着如图6b所示,在接口金属层113上涂覆PI层116,然后如图6c所示的在PI层116上涂覆光致抗蚀剂层117(正型光致抗蚀剂或负型光致抗蚀剂皆可)。接着如图6d所示,通过适当的光掩模(未图标),进行曝光显影及蚀刻的制作工艺,除去不需要的光致抗蚀剂层与PI层,所留下的即是通过预定的光致抗蚀剂层117’及其所保护的PI层116’,以作为前述的第一、第二与第三隔块13、14、15之用。In FIG. 6 a , a
接着,在具有第一隔块13、14、第二隔块15的情况下,重复如前述的图5a~图5c所显示的制作工艺,便可形成如图6e~图6g所示的程序。结果,在该芯片上便可同时具有导电凸块12以及第一隔块13、14及第二隔块15。Next, in the case of having the
除了上述液晶显示器的COG制作工艺外,本发明的半导体装置更可应用于将电子组件耦接在一般印刷电路板(PCB)的制作工艺,如图7所示,其中基板20为一印刷电路板;以及将组件接合于软性电路板(FPC)的制作工艺,如图8所示,其中基板20为一软性电路板。In addition to the COG manufacturing process of the above-mentioned liquid crystal display, the semiconductor device of the present invention can be applied to the manufacturing process of coupling electronic components to a general printed circuit board (PCB), as shown in FIG. 7, wherein the
承上所述,运用本发明的电子装置,在生产过程中,可以有效避免ACF在接合时因导电颗粒不当移动分布而分布不均,以致信号线、甚至能源线间发生短路或接触不良的现象。此外,本发明的隔块设置于芯片上,可以将该部分制作工艺交由芯片厂商完成,不必在液晶显示器的玻璃面板,或其它电路装置的基板上进行其它的制作工艺。依据本发明的电子装置可有效增加产品质量以及增加产率。Based on the above, using the electronic device of the present invention, in the production process, it is possible to effectively avoid the uneven distribution of ACF due to improper movement and distribution of conductive particles during bonding, resulting in short circuits or poor contact between signal lines and even energy lines. . In addition, the spacer of the present invention is arranged on the chip, and this part of the manufacturing process can be handed over to the chip manufacturer, without performing other manufacturing processes on the glass panel of the liquid crystal display or the substrate of other circuit devices. The electronic device according to the present invention can effectively increase product quality and increase productivity.
此外,当电路组件(例如驱动芯片)出现次品时,依据本发明的半导体装置比现有技术更容易进行电路组件的反工(rework)及更换。其中隔块设置在电路组件上,而不是位于基板上。因此,在反工、清洁基板时不会连同其上的隔块一并移除,因此当重新接合基板上的接触垫与另一块良好的电路组件(包括其上的隔块)时,便不需担心反工会损坏到隔块了。In addition, when defective circuit components (such as driver chips) appear, the semiconductor device according to the present invention is easier to rework and replace the circuit components than the prior art. Wherein the spacer is arranged on the circuit assembly instead of on the substrate. Therefore, when reworking and cleaning the substrate, it will not be removed together with the spacer on it, so when the contact pad on the substrate is rejoined with another good circuit component (including the spacer on it), it will not be removed. Need to worry about the counter-work will damage the spacer.
虽然结合以上具体的实施例说明了本发明,然而其并非用以限定本发明,任何本领域技术人员,在不脱离本发明的精神和范围内,可作更动与润饰,因此,本发明的保护范围应以权利要求所界定的为准。Although the present invention has been described in conjunction with the above specific embodiments, it is not intended to limit the present invention. Any person skilled in the art can make changes and modifications without departing from the spirit and scope of the present invention. Therefore, the present invention The scope of protection should be defined by the claims.
Claims (22)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CNB011089830A CN1157634C (en) | 2001-02-28 | 2001-02-28 | Semiconductor device and its manufacturing method and liquid crystal display using the same |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CNB011089830A CN1157634C (en) | 2001-02-28 | 2001-02-28 | Semiconductor device and its manufacturing method and liquid crystal display using the same |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1373388A true CN1373388A (en) | 2002-10-09 |
CN1157634C CN1157634C (en) | 2004-07-14 |
Family
ID=4657632
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB011089830A Expired - Lifetime CN1157634C (en) | 2001-02-28 | 2001-02-28 | Semiconductor device and its manufacturing method and liquid crystal display using the same |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN1157634C (en) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1314094C (en) * | 2004-02-25 | 2007-05-02 | 友达光电股份有限公司 | Package alignment structure |
CN100489630C (en) * | 2005-03-08 | 2009-05-20 | 友达光电股份有限公司 | Conductive bump and display panel |
CN100573248C (en) * | 2007-04-28 | 2009-12-23 | 友达光电股份有限公司 | Display panel and photoelectric device comprising same |
CN102122649A (en) * | 2009-12-21 | 2011-07-13 | 乐金显示有限公司 | Display device and manufacturing method of the same |
CN106405892A (en) * | 2016-10-24 | 2017-02-15 | 昆山国显光电有限公司 | Crimping structure and crimping method of flat plate display device |
EP3542253A4 (en) * | 2016-11-15 | 2020-07-22 | Boe Technology Group Co. Ltd. | Display substrate, touch panel and display panel, and fabricating method thereof |
-
2001
- 2001-02-28 CN CNB011089830A patent/CN1157634C/en not_active Expired - Lifetime
Cited By (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1314094C (en) * | 2004-02-25 | 2007-05-02 | 友达光电股份有限公司 | Package alignment structure |
CN100489630C (en) * | 2005-03-08 | 2009-05-20 | 友达光电股份有限公司 | Conductive bump and display panel |
CN100573248C (en) * | 2007-04-28 | 2009-12-23 | 友达光电股份有限公司 | Display panel and photoelectric device comprising same |
CN102122649A (en) * | 2009-12-21 | 2011-07-13 | 乐金显示有限公司 | Display device and manufacturing method of the same |
CN106405892A (en) * | 2016-10-24 | 2017-02-15 | 昆山国显光电有限公司 | Crimping structure and crimping method of flat plate display device |
CN106405892B (en) * | 2016-10-24 | 2019-09-17 | 昆山国显光电有限公司 | The crimping structure and compression bonding method of panel display apparatus |
EP3542253A4 (en) * | 2016-11-15 | 2020-07-22 | Boe Technology Group Co. Ltd. | Display substrate, touch panel and display panel, and fabricating method thereof |
Also Published As
Publication number | Publication date |
---|---|
CN1157634C (en) | 2004-07-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN1258114C (en) | Liquid crystal display and manufacturing method thereof | |
KR100352566B1 (en) | Active matrix liquid-crystal display device | |
CN1227956C (en) | Flexible wiring board, manufacturing method thereof, and display device with flexible wiring board | |
CN1246899C (en) | Semiconductor device | |
CN1258115C (en) | Liquid crystal display device and manufacturing method thereof | |
TW479304B (en) | Semiconductor apparatus and its manufacturing method, and liquid crystal display using semiconductor apparatus | |
KR100642765B1 (en) | Microelectronic device chip comprising a hybrid bump, a package thereof, a liquid crystal display device comprising the same and a manufacturing method of such a microelectronic device chip | |
CN101060205A (en) | Flat display panel and connection structure | |
US7916262B2 (en) | Signal transmission assembly and display device applied with the same | |
CN1189691A (en) | Semiconductor device, method of manufacturing the same, and method of testing the same | |
JP2007041389A (en) | Display device and manufacturing method thereof | |
JP2002118138A (en) | Prismatic bump with insulating layer, chip-on-glass product using the same, and manufacturing method therefor onto ic chip surface | |
CN1412614A (en) | Display board and liquid crystal display with the same | |
US20080123041A1 (en) | Electrode, device and electronic apparatus having the device | |
US10820425B2 (en) | Display device and manufacturing method thereof | |
CN1184509C (en) | Liquid crystal display panel, liquid crystal display device and manufacturing method, and substrate connector | |
CN1862327A (en) | Signal transmission component and display device using same | |
CN101373751B (en) | Electronic device and electronic apparatus | |
CN1779959A (en) | Semiconductor device and manufacturing method, circuit board, electro-optical device, electronic equipment | |
CN1206729C (en) | Semiconductor device and its making process, circuit board and electronic instrument | |
CN1373388A (en) | Semiconductor device, manufacturing method thereof, and liquid crystal display using the semiconductor device | |
CN1567582A (en) | Flip chip packaging joint structure and method for manufacturing same | |
CN1558270A (en) | Structure for increasing reliability of metal connection | |
CN111679463A (en) | Liquid crystal display screen with lateral binding design and manufacturing method thereof | |
CN102053395A (en) | Bump structure, chip packaging structure and preparation method of bump structure |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
ASS | Succession or assignment of patent right |
Owner name: YOUDA PHOTOELECTRIC CO., LTD. Free format text: FORMER OWNER: DAQI TECHNOLOGY CO., LTD. Effective date: 20030425 |
|
C41 | Transfer of patent application or patent right or utility model | ||
TA01 | Transfer of patent application right |
Effective date of registration: 20030425 Address after: Hsinchu Taiwan Science Industry Park Applicant after: AU Optronics Corporation Address before: Hsinchu Taiwan Science Industry Park Applicant before: Daqi Science and Technology Co., Ltd. |
|
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
CX01 | Expiry of patent term |
Granted publication date: 20040714 |
|
CX01 | Expiry of patent term |