CN1294495C - Simulator structure method - Google Patents
Simulator structure method Download PDFInfo
- Publication number
- CN1294495C CN1294495C CNB2004100091045A CN200410009104A CN1294495C CN 1294495 C CN1294495 C CN 1294495C CN B2004100091045 A CNB2004100091045 A CN B2004100091045A CN 200410009104 A CN200410009104 A CN 200410009104A CN 1294495 C CN1294495 C CN 1294495C
- Authority
- CN
- China
- Prior art keywords
- hardware platform
- simulator
- target hardware
- attribute
- description
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 238000000034 method Methods 0.000 title claims abstract description 8
- 238000010276 construction Methods 0.000 claims description 10
- 238000004088 simulation Methods 0.000 claims description 10
- 238000004364 calculation method Methods 0.000 claims description 8
- 230000000694 effects Effects 0.000 claims description 4
- 238000005516 engineering process Methods 0.000 description 4
- 230000006870 function Effects 0.000 description 3
- 238000004458 analytical method Methods 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 230000014509 gene expression Effects 0.000 description 2
- 230000006399 behavior Effects 0.000 description 1
- 230000002301 combined effect Effects 0.000 description 1
- 238000009795 derivation Methods 0.000 description 1
Landscapes
- Debugging And Monitoring (AREA)
Abstract
Description
技术领域technical field
本发明属于计算机软件模拟器领域，具体涉及一种用于模拟目标硬件平台的模拟器构造方法。The invention belongs to the field of computer software simulators, in particular to a simulator construction method for simulating a target hardware platform.
背景技术Background technique
模拟器技术是用于新的硬件平台开发和新型操作系统开发的一项重要技术。它是通过软件来模拟实现目标平台的硬件功能。目前，公知的模拟器结构是由取指令、译码和指令执行三个部分组成。把目标程序作为输入提供给模拟器程序，模拟器程序模拟真实硬件的行为执行目标程序，使执行结果与在真实硬件上一样。但是，目前的模拟器往往只能针对一种体系结构进行模拟，也就是说，如果要更改模拟的目标硬件平台，就需要对模拟器源程序针对这种新的目标平台进行大幅度的修改，然后重新生成新的模拟器，可扩展性非常差。虽然有少数的模拟器能够提供目标平台可配置性，但是需要根据目标配置文件重新编译模拟器代码，灵活性差，不利于用户的开发工作。Simulator technology is an important technology for the development of new hardware platforms and new operating systems. It simulates the hardware functions of the target platform through software. At present, the known simulator structure is composed of three parts: instruction fetching, decoding and instruction execution. The target program is provided as an input to the simulator program, and the simulator program simulates the behavior of the real hardware to execute the target program, so that the execution result is the same as that on the real hardware. However, the current simulators can only simulate one architecture. That is to say, if the target hardware platform of the simulation is to be changed, the source program of the simulator needs to be greatly modified for the new target platform. Then regenerate a new emulator, very poor scalability. Although a few simulators can provide target platform configurability, the simulator code needs to be recompiled according to the target configuration file, which has poor flexibility and is not conducive to the user's development work.
发明内容Contents of the invention
本发明克服现有的模拟器可扩展性差，灵活性不足等缺点，提供了一种模拟器构造方法，用户只需向模拟器生成模块提供目标硬件平台描述文件，不需更改模拟器生成模块本身的代码，就可以执行针对真实硬件开发的各种目标程序，并能够在模拟器上运行完整的操作系统。The present invention overcomes the shortcomings of existing simulators such as poor scalability and insufficient flexibility, and provides a simulator construction method. The user only needs to provide the target hardware platform description file to the simulator generation module without changing the simulator generation module itself. With the code, various target programs developed for real hardware can be executed, and a complete operating system can be run on the emulator.
本发明的技术内容：一种模拟器构造方法，其步骤包括：Technical content of the present invention: a kind of simulator construction method, its step comprises:
(1)用户根据被模拟的目标硬件平台编写目标硬件平台描述文件，该描述文件包括：目标硬件平台属性树的描述和该属性树的节点属性的描述，即目标硬件平台信息的指令系统部分，用目标硬件平台的属性树来描述，而目标硬件平台信息的特征部分作为属性定义在属性树的节点上；(1) The user writes the target hardware platform description file according to the simulated target hardware platform, which includes: the description of the target hardware platform attribute tree and the description of the node attributes of the attribute tree, that is, the instruction system part of the target hardware platform information, It is described by the attribute tree of the target hardware platform, and the characteristic part of the target hardware platform information is defined as an attribute on the node of the attribute tree;
(2)模拟器生成模块对目标硬件平台描述文件中的目标硬件平台属性树的描述进行分析，得到目标硬件平台属性树，根据该属性树生成模拟器的译码框架和执行框架；(2) The simulator generation module analyzes the description of the target hardware platform attribute tree in the target hardware platform description file, obtains the target hardware platform attribute tree, and generates the decoding frame and the execution frame of the simulator according to the attribute tree;
(3)模拟器生成模块根据目标硬件平台描述文件中的属性树节点属性的描述进行属性计算，生成实际的译码动作和执行动作；(3) The simulator generation module performs attribute calculation according to the description of the attribute tree node attribute in the target hardware platform description file, and generates actual decoding action and execution action;
(4)模拟器生成模块将译码动作和执行动作填充到模拟器的译码框架和执行框架中生成模拟器。(4) The simulator generation module fills the decoding action and execution action into the decoding frame and execution frame of the simulator to generate a simulator.
所述的属性树的描述采用OR规则和AND规则，从根定义开始，依据OR规则建立子树，依据AND规则建立节点内的有序元组。The description of the attribute tree adopts OR rules and AND rules, starting from the root definition, building subtrees according to OR rules, and building ordered tuples in nodes according to AND rules.
所述的属性树节点属性包括：操作的运行时刻语义、汇编语言的语法以及设置指令字各个域的值。The attributes of the attribute tree nodes include: the runtime semantics of the operation, the syntax of the assembly language and the value of each field of the setting instruction word.
目标硬件平台描述文件对目标硬件平台进行以下描述，包括：The target hardware platform description file describes the target hardware platform as follows, including:
(1)全部的存储系统类别，包括内存、寄存器堆等；(1) All storage system categories, including memory, register file, etc.;
(2)机器可以直接支持的数据类型；(2) The data types that the machine can directly support;
(3)对齐约束的各种状况；(3) Various situations of alignment constraints;
(4)所有指令的格式以及效应；(4) The format and effect of all instructions;
(5)所有的寻址模式；(5) All addressing modes;
(6)机器条件码的使用；(6) Use of machine condition codes;
(7)程序控制流的各种可能情况；(7) Various possible situations of program control flow;
(8)内部处理的结构单元。(8) Structural unit of internal processing.
译码框架中设有译码缓冲区，将译码后的指令以某种表示形式存放在该缓冲区内，当再次执行该指令时，只需直接使用，达到一次译码，多次使用的功能。There is a decoding buffer in the decoding framework, and the decoded instruction is stored in the buffer in a certain form. When the instruction is executed again, it only needs to be used directly to achieve one-time decoding and multiple-use Function.
执行框架中的模拟执行部分采用代码链接技术，指令模拟执行过程中，一条指令执行完毕，直接跳转到下一条指令(继续执行)，实现指令的链接。The simulation execution part in the execution framework adopts code linking technology. During the instruction simulation execution process, when an instruction is executed, it directly jumps to the next instruction (continues to execute) to realize the linking of instructions.
本发明的技术效果：本发明采用了一个不依赖于目标硬件平台的通用模拟器生成模块，模拟器生成模块通过分析描述文件中的属性树定义生成模拟器译码框架和执行框架，而该模拟器译码框架和执行框架中的动作，则根据描述文件中属性树的各个节点的属性定义，利用属性计算动态生成，将译码动作和执行动作填充到模拟器的译码框架和执行框架中，便可实现目标系统硬件的全部模拟。由于该模拟器生成模块会根据用户所提供的目标硬件平台描述文件，自动对目标硬件平台进行模拟，模拟目标硬件的所有动作，与硬件平台无关联。对于任何需要模拟的目标硬件，都不需要对模拟生成模块部分进行做任何更改，只需要提供目标平台相对应的目标硬件平台描述文件即可。也就是说，所有目标平台都只需要这一个相同的模拟器生成模块，它会根据用户提供的目标硬件平台描述文件自动进行目标平台的模拟。无需任何重新编译和代码生成的工作。同时，目标硬件平台描述文件采用基于属性计算的描述进行编写，该描述文件分别用于对目标硬件平台属性树和该属性树上的各个节点属性的描述，用户可以自由更改和扩展属性树和属性树的各个节点的属性，从而大大提高了模拟器的可扩展性和灵活性。Technical effects of the present invention: the present invention adopts a general-purpose simulator generation module that does not depend on the target hardware platform, and the simulator generation module generates the simulator decoding framework and execution framework by analyzing the attribute tree definition in the description file, and the simulation The actions in the decoding frame and execution frame of the simulator are dynamically generated by attribute calculation according to the attribute definitions of each node in the attribute tree in the description file, and the decoding actions and execution actions are filled into the decoding frame and execution frame of the simulator , the full simulation of the target system hardware can be realized. Since the simulator generation module will automatically simulate the target hardware platform according to the target hardware platform description file provided by the user, and simulate all actions of the target hardware, it is not related to the hardware platform. For any target hardware that needs to be simulated, there is no need to make any changes to the simulation generation module, only the target hardware platform description file corresponding to the target platform needs to be provided. That is to say, all target platforms only need the same simulator generation module, which will automatically simulate the target platform according to the description file of the target hardware platform provided by the user. No need for any recompilation and code generation work. At the same time, the target hardware platform description file is written using a description based on attribute calculation. The description file is used to describe the target hardware platform attribute tree and the attributes of each node on the attribute tree. Users can freely change and expand the attribute tree and attributes The properties of each node of the tree, thus greatly improving the scalability and flexibility of the simulator.
附图说明Description of drawings
下面结合附图，对本发明做出详细描述。The present invention will be described in detail below in conjunction with the accompanying drawings.
图1为模拟器属性树示意图；Fig. 1 is a schematic diagram of the property tree of the simulator;
图2为模拟器自动生成部分流程图；Figure 2 is a partial flow chart of the automatic generation of the simulator;
图3为模拟器应用实例示意图。Figure 3 is a schematic diagram of an application example of the simulator.
具体实施方式Detailed ways
采用本发明，用户可以自主选择被模拟的硬件，只需要对目标平台撰写一个目标硬件平台描述文件，作为模拟器生成的输入，既可以执行对目标平台的模拟。本发明需要得到目标平台的以下信息内容：全部的存储系统类别，包括内存、寄存器堆等；机器可以直接支持的数据类型；对齐约束的各种状况；所有指令的格式以及效应；所有的寻址模式；机器条件码的使用；程序控制流的各种可能情况；内部处理的结构单元，例如流水线。根据这些目标平台的硬件说明，取得指令系统特征、指令分类、和每条指令特征的描述。其中，目标硬件平台信息的指令相关部分，可以用目标硬件平台的属性树来描述，而目标硬件平台的其它特性可以作为属性定义在该属性树的节点上。本发明目标硬件平台描述文件采用了一种基于属性计算的模拟器描述，该描述提供了两个主要规则：OR规则与AND规则，它们给描述提供了正交化的刻画能力。AND规则定义了各个特性的组合效应，而OR规则定义了单个特性的多样性表现，反映在对指令系统的描述上前者即指令字的多个属性域，而OR规则则表现为单个域的不同取值，例如操作码是add还是sub等。该描述的语法是不允许有递归定义的，这样，从语法的角度讲，该描述语言关于一个非终结符的任何推导必有终点，终结符在该语言中表示了四类事物：数据表述形式、存储类、操作类以及寻址方式。这相当具有代表性，因为这四类特征对于描述指令系统的语义已经相当充分了，因而该描述导出的所有串就是被描述系统的指令系统定义。描述了一系列属性值，它们被赋予描述的非终结符，反映了指令语义的不同方面。这些属性值通过类似C语言表达式或者一些语句序列来表达，称为属性表达式。其中可以引用由AND规则的参数定义的属性值。With the present invention, the user can independently select the simulated hardware, and only needs to write a target hardware platform description file for the target platform, which can be used as the input generated by the simulator to perform the simulation of the target platform. The present invention needs to obtain the following information content of the target platform: all storage system categories, including memory, register file, etc.; data types that can be directly supported by the machine; various conditions of alignment constraints; formats and effects of all instructions; all addressing Patterns; use of machine condition codes; various possibilities for program control flow; structural units of internal processing, such as pipelines. Based on the hardware descriptions of these target platforms, the description of instruction system characteristics, instruction classification, and characteristics of each instruction is obtained. Wherein, the instruction-related part of the target hardware platform information can be described by the attribute tree of the target hardware platform, and other characteristics of the target hardware platform can be defined as attributes on the nodes of the attribute tree. The target hardware platform description file of the present invention adopts a simulator description based on attribute calculation, and the description provides two main rules: OR rule and AND rule, which provide the description with an orthogonal description capability. The AND rule defines the combined effect of each feature, while the OR rule defines the diversity of a single feature, which is reflected in the description of the instruction system. Value, such as whether the opcode is add or sub, etc. The grammar of the description does not allow recursive definitions, so, from a grammatical point of view, any derivation of a non-terminal symbol in the description language must have an end point, and the terminal symbol represents four types of things in the language: data representation , storage class, operation class, and addressing mode. This is quite representative, because these four types of features are quite sufficient for describing the semantics of the instruction system, so all the strings derived from this description are the instruction system definitions of the described system. Describes a sequence of attribute values, which are assigned to the described nonterminals, reflecting different aspects of the instruction's semantics. These attribute values are expressed by expressions similar to C language or some statement sequences, which are called attribute expressions. which may refer to property values defined by the parameters of the AND rule.
本发明中对目标硬件平台的属性树的描述从根op定义开始，依据OR规则建立子树，依据AND规则建立结点内的有序元组，每个叶结点就是一条实际的指令，从一个叶结点出发到根的路径上，每个结点都包含若干相互关联的属性，把某个属性依据描述从根逐层展开到叶结点就能得到相应指令的该属性描述。描述分为两层，上层描述对目标硬件平台的属性树进行描述；下层描述对属性树上的各个节点的属性进行描述。In the present invention, the description of the attribute tree of the target hardware platform starts from the definition of the root op, establishes a subtree according to the OR rule, and establishes an ordered tuple in the node according to the AND rule. Each leaf node is an actual instruction, from On the path from a leaf node to the root, each node contains several interrelated attributes, and the attribute description of the corresponding instruction can be obtained by expanding an attribute layer by layer from the root to the leaf node according to the description. The description is divided into two layers. The upper layer description describes the attribute tree of the target hardware platform; the lower layer description describes the attributes of each node on the attribute tree.
通过对目标硬件平台描述文件中的目标硬件平台属性树的描述进行分析，可得到目标硬件平台属性树，参考图1，该属性树主要用于描述目标平台指令系统的结构。它的表示形式可采用如下方法定义，Tree表示属性树定义的开始，后面跟随该属性树根节点的名称，名称后面是[]或者()，括号内的内容表示该节点的定义。对于属性树上的每个节点(包括根节点)，要么是一个叶子节点，用节点名表示，要么是一个子树，用节点名加()或者[]表示。如果它是一个表示连接的节点，用()表示，()里面的用“，”连接的各个子节点是连接关系，就是说该节点由括号内的部分连接而成；如果它是一个表示选择的节点，则用[]表示，[]里面的用“，”连接的内容表示选择关系，就是说该节点是括号中的各部分的其中一个。对于叶节点，它的下层不再有节点。By analyzing the description of the target hardware platform attribute tree in the target hardware platform description file, the target hardware platform attribute tree can be obtained. Referring to Figure 1, the attribute tree is mainly used to describe the structure of the target platform instruction system. Its representation can be defined in the following way. Tree represents the beginning of the property tree definition, followed by the name of the root node of the property tree, followed by [] or (), and the content in brackets represents the definition of the node. For each node (including the root node) on the attribute tree, it is either a leaf node, represented by the node name, or a subtree, represented by the node name plus () or []. If it is a node that represents a connection, it is represented by (), and the sub-nodes connected by "," in () are connection relationships, that is to say, the node is connected by the parts in brackets; if it is a node that represents selection The node is represented by [], and the content connected by "," in [] indicates the selection relationship, that is to say, the node is one of the parts in the brackets. For a leaf node, its lower layer has no more nodes.
每个模拟器属性树上的各个节点都可以有自己的属性，用户可以根据目标平台的特性自主定义属性树的节点属性。本发明描述预定义了三种基本属性：用action、syntax和image，分别表示：操作的运行时刻语义、汇编语言的语法以及设置指令字各个域的值。由于各个节点属性是可扩展的，用户通过添加新的属性用于表示自己的特定用途。由于描述采用两层结构，分别用于描述目标硬件平台属性树的结构和该树上的各个节点的属性定义，在目标硬件平台描述文件中，属性树的定义和属性的定义是分开的，这样两者的更改和扩展都互不影响，大大提高了模拟器的可扩展性和灵活性。Each node on each simulator property tree can have its own properties, and users can independently define the node properties of the property tree according to the characteristics of the target platform. The description of the present invention pre-defines three basic attributes: action, syntax and image are used to represent respectively: the runtime semantics of the operation, the syntax of the assembly language and the value of each field of the setting instruction word. Since the properties of each node are extensible, users can express their specific purposes by adding new properties. Since the description adopts a two-layer structure, which is used to describe the structure of the property tree of the target hardware platform and the property definition of each node on the tree, in the target hardware platform description file, the definition of the property tree and the definition of properties are separated, so The changes and extensions of the two do not affect each other, which greatly improves the scalability and flexibility of the simulator.
根据上述目标硬件平台属性树，模拟器生成模块可生成模拟器译码框架和模拟器执行框架，但不对框架中的动作进行填充，而是对目标硬件平台描述文件中的属性树节点属性的描述进行属性计算，再根据属性计算的结果生成实际的译码动作和执行动作则，将译码动作和执行动作填充到模拟器的译码框架和执行框架中，从而形成模拟器。译码框架中设有译码缓冲区，将译码后的指令以某种表示形式存放在该缓冲区内，当再次执行该指令时，只需直接使用，达到一次译码，多次使用的功能。执行框架中的模拟执行部分采用代码链接技术，指令模拟执行过程中，一条指令执行完毕，直接跳转到下一条指令(继续执行)，实现指令的链接。According to the above target hardware platform attribute tree, the simulator generation module can generate the simulator decoding frame and the simulator execution frame, but does not fill in the actions in the frame, but describes the attribute tree node attributes in the target hardware platform description file Perform attribute calculations, and then generate actual decoding actions and execution actions based on the results of attribute calculations, and fill the decoding actions and execution actions into the decoding frame and execution frame of the simulator, thus forming a simulator. There is a decoding buffer in the decoding framework, and the decoded instruction is stored in the buffer in a certain form. When the instruction is executed again, it only needs to be used directly to achieve one-time decoding and multiple-use Function. The simulation execution part in the execution framework adopts code linking technology. During the instruction simulation execution process, when an instruction is executed, it directly jumps to the next instruction (continues to execute) to realize the linking of instructions.
参考图2，本发明的模拟器构造的基本流程如下：With reference to Fig. 2, the basic process of simulator construction of the present invention is as follows:
1、根据被模拟的目标硬件平台编写目标硬件平台描述文件；1. Write the target hardware platform description file according to the simulated target hardware platform;
2、模拟器生成模块对目标硬件平台描述文件中的属性树的描述进行分析，根据属性树生成译码框架和执行框架，但是不对其中的动作进行填充；2. The simulator generation module analyzes the description of the attribute tree in the target hardware platform description file, generates a decoding frame and an execution frame according to the attribute tree, but does not fill in the actions therein;
3、模拟器生成模块对目标硬件平台描述文件中的属性部分进行属性计算，生成实际的译码动作和执行动作，3. The simulator generation module performs attribute calculation on the attribute part in the description file of the target hardware platform, and generates the actual decoding action and execution action.
4、模拟器生成模块将译码动作和执行动作填充到模拟器的译码框架和执行框架中，这样，目标平台的模拟器就基本生成了。4. The simulator generation module fills the decoding action and execution action into the decoding frame and execution frame of the simulator, so that the simulator of the target platform is basically generated.
参考图3，用户将编译好的操作系统映象以elf格式文件1和用于描述目标硬件平台的目标硬件平台描述文件2提供给模拟器生成模块4，并通过外部调试器3与模拟器生成模块进行交互。模拟器生成模块得到目标硬件平台描述文件后，根据描述文件中对模拟器和属性的描述生成对应的目标硬件平台的模拟器5。生成的模拟器5以操作系统映象文件1为输入，对目标硬件平台进行模拟，执行操作系统代码。调试和性能分析模块6通过模拟器生成模块4与生成的模拟器5进行交互获得需要的数据，并通过模拟器生成模块4返回给用户执行结果和分析数据7。Referring to Fig. 3, the user provides the compiled operating system image to the emulator generation module 4 in the elf format file 1 and the target hardware platform description file 2 for describing the target hardware platform, and generates it through the external debugger 3 and the emulator Modules interact. After the simulator generating module obtains the target hardware platform description file, it generates the corresponding target hardware platform simulator 5 according to the description of the simulator and attributes in the description file. The generated simulator 5 takes the operating system image file 1 as input, simulates the target hardware platform, and executes the operating system code. The debugging and performance analysis module 6 interacts with the generated simulator 5 through the simulator generation module 4 to obtain the required data, and returns the execution result and analysis data 7 to the user through the simulator generation module 4 .
Claims (6)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2004100091045A CN1294495C (en) | 2004-05-20 | 2004-05-20 | Simulator structure method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CNB2004100091045A CN1294495C (en) | 2004-05-20 | 2004-05-20 | Simulator structure method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1581098A CN1581098A (en) | 2005-02-16 |
| CN1294495C true CN1294495C (en) | 2007-01-10 |
Family
ID=34581617
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB2004100091045A Expired - Fee Related CN1294495C (en) | 2004-05-20 | 2004-05-20 | Simulator structure method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN1294495C (en) |
Families Citing this family (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN100347683C (en) * | 2005-04-15 | 2007-11-07 | 清华大学 | Structure-irrelevant micro-processor verification and evaluation method |
| CN100407665C (en) * | 2005-07-19 | 2008-07-30 | 中兴通讯股份有限公司 | Analogue method based on custom-made multiple type net element |
| CN101408877B (en) * | 2007-10-10 | 2011-03-16 | 英业达股份有限公司 | Tree node loading system and method thereof |
| CN103164305B (en) * | 2013-03-20 | 2018-03-13 | 青岛中星微电子有限公司 | A kind of method and device for automatically generating image processing module verification platform |
| CN114398086B (en) * | 2020-08-29 | 2022-11-25 | 华为技术有限公司 | Drive configuration management method, device, medium, equipment and system |
| CN112416571A (en) * | 2020-10-19 | 2021-02-26 | 杭州未名信科科技有限公司 | Resource management method, operating system and management device of industrial Internet of Things node |
| CN113608823B (en) * | 2021-06-25 | 2024-05-17 | 天津津航计算技术研究所 | Reusable terminal simulator for file description |
| CN113515348B (en) * | 2021-07-16 | 2023-11-14 | 江苏师范大学 | Simulator modeling method and device based on opportunity action flow |
| CN115237807B (en) * | 2022-08-11 | 2024-02-06 | 小米汽车科技有限公司 | Program testing method, device and readable storage medium |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1266513A (en) * | 1997-06-13 | 2000-09-13 | 艾利森电话股份有限公司 | Simulation of computer processor |
| CN1270348A (en) * | 1998-10-21 | 2000-10-18 | 富士通株式会社 | Dynamic optimizing target code translator for structure simulation and translating method |
| CN1482541A (en) * | 2002-09-10 | 2004-03-17 | 华邦电子股份有限公司 | Test pattern generation method and device thereof |
-
2004
- 2004-05-20 CN CNB2004100091045A patent/CN1294495C/en not_active Expired - Fee Related
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1266513A (en) * | 1997-06-13 | 2000-09-13 | 艾利森电话股份有限公司 | Simulation of computer processor |
| CN1270348A (en) * | 1998-10-21 | 2000-10-18 | 富士通株式会社 | Dynamic optimizing target code translator for structure simulation and translating method |
| CN1482541A (en) * | 2002-09-10 | 2004-03-17 | 华邦电子股份有限公司 | Test pattern generation method and device thereof |
Also Published As
| Publication number | Publication date |
|---|---|
| CN1581098A (en) | 2005-02-16 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Burckhardt et al. | It's alive! continuous feedback in UI programming | |
| CN112100054A (en) | A program static analysis method and system for data management and control | |
| US8516458B2 (en) | System representation and handling techniques | |
| Franz | Code-generation on-the-fly: A key to portable software | |
| US8621435B2 (en) | Time debugging | |
| CN110399133B (en) | JavaScript code optimization method based on front-end byte code technology | |
| US8850414B2 (en) | Direct access of language metadata | |
| US20050034109A1 (en) | Method and system for program editing | |
| CN108920496B (en) | Rendering method and device | |
| CN106776343A (en) | A kind of web application automated test tool and method | |
| CN105683924A (en) | Debugging native code by transitioning from execution in native mode to execution in interpreted mode | |
| EP2521967A2 (en) | Creating inferred symbols from code usage | |
| CN1294495C (en) | Simulator structure method | |
| CN102520963B (en) | Method and system for implementing business logic processing based on strongly typed relational mapping | |
| Nacke et al. | Learn LLVM 17: A beginner's guide to learning LLVM compiler tools and core libraries with C++ | |
| EP2096534A1 (en) | System representation and handling techniques | |
| JP5600301B2 (en) | System representation and handling technology | |
| CN111176658A (en) | Automatic conversion method of AADL to Simulink model based on meta-object mechanism | |
| Jeffery | Build Your Own Programming Language: A programmer's guide to designing compilers, interpreters, and DSLs for solving modern computing problems | |
| Wąsowski et al. | Building Modeling Languages | |
| Day et al. | A framework for multi-notation requirements specification and analysis | |
| Ngolah et al. | Tool Support for Software Development based on Formal Specifications in RTPA. | |
| Lindholm et al. | DrAST-An attribute debugger for JastAdd | |
| Bertolotti | * PILER: NOT A VM TO RULE NO ONE | |
| CN103473109B (en) | Method and system TTCN-3 being compiled based on System Verilog |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C17 | Cessation of patent right | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20070110 Termination date: 20100520 |