[go: up one dir, main page]

CN1245629A - Ceramic composite wiring structure of semiconductor device and manufacturing method thereof - Google Patents

Ceramic composite wiring structure of semiconductor device and manufacturing method thereof Download PDF

Info

Publication number
CN1245629A
CN1245629A CN97181620A CN97181620A CN1245629A CN 1245629 A CN1245629 A CN 1245629A CN 97181620 A CN97181620 A CN 97181620A CN 97181620 A CN97181620 A CN 97181620A CN 1245629 A CN1245629 A CN 1245629A
Authority
CN
China
Prior art keywords
composite structure
network
electrical
conductive
ceramic
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN97181620A
Other languages
Chinese (zh)
Other versions
CN1112838C (en
Inventor
皮埃尔·L·德罗什蒙特
彼特·H·法默
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Individual
Original Assignee
Individual
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Individual filed Critical Individual
Publication of CN1245629A publication Critical patent/CN1245629A/en
Application granted granted Critical
Publication of CN1112838C publication Critical patent/CN1112838C/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/48Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07
    • H01L21/4814Conductive parts
    • H01L21/4846Leads on or in insulating or insulated substrates, e.g. metallisation
    • H01L21/4857Multilayer substrates
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/367Cooling facilitated by shape of device
    • H01L23/3677Wire-like or pin-like cooling fins or heat sinks
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/373Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
    • H01L23/3735Laminates or multilayers, e.g. direct bond copper ceramic substrates
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49833Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers the chip support structure consisting of a plurality of insulating substrates
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/58Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
    • H01L23/64Impedance arrangements
    • H01L23/642Capacitive arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2221/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof covered by H01L21/00
    • H01L2221/67Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere
    • H01L2221/683Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping
    • H01L2221/68304Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support
    • H01L2221/68377Apparatus for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components; Apparatus not specifically provided for elsewhere for supporting or gripping using temporarily an auxiliary support with parts of the auxiliary support remaining in the finished device
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45147Copper (Cu) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/4847Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
    • H01L2224/48472Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area also being a wedge bond, i.e. wedge-to-wedge
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01015Phosphorus [P]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01078Platinum [Pt]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/095Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
    • H01L2924/097Glass-ceramics, e.g. devitrified glass
    • H01L2924/09701Low temperature co-fired ceramic [LTCC]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/12Passive devices, e.g. 2 terminal devices
    • H01L2924/1204Optical Diode
    • H01L2924/12042LASER
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/19Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
    • H01L2924/1901Structure
    • H01L2924/1904Component type
    • H01L2924/19041Component type being a capacitor

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Materials Engineering (AREA)
  • Ceramic Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
  • Cooling Or The Like Of Electrical Apparatus (AREA)
  • Structure Of Printed Boards (AREA)

Abstract

A composite wiring structure (10) for use on at least one semiconductor device (16). The composite wiring structure has a first conductive member (12) to which a semiconductor device can be mounted for electrical connection. A dielectric element (20) formed of a ceramic or organic-ceramic composite material is bonded to the first conductive element (12) and has a conductive network (24) and a thermal distribution network (26) embedded therein. A second conductive element (32) may be combined with the composite wiring structure with a capacitor (64) electrically connected between the conductive network (24) and the second conductive element (32). The bond between the dielectric element and the conductive element may be formed as a direct covalent bond at a temperature insufficient to adversely affect the structural integrity of the conductive network and the thermal distribution network.

Description

半导体器件的陶瓷复合布线结构及其制造方法Ceramic composite wiring structure of semiconductor device and manufacturing method thereof

本申请要求1996年12月30日提出的题为“半导体器件的陶瓷复合布线结构及其制造方法”的本发明人早期提出的临时申请S.N.60/033983的优先权。This application claims priority to the inventor's earlier provisional application S.N. 60/033983, filed December 30, 1996, entitled "Ceramic Composite Wiring Structure for Semiconductor Devices and Method of Manufacturing the Same."

本发明一般涉及到电路布线板,更确切地说是涉及到陶瓷复合布线板和/或多芯片模块及其制造方法。FIELD OF THE INVENTION This invention relates generally to circuit wiring boards, and more particularly to ceramic composite wiring boards and/or multi-chip modules and methods of making the same.

半导体集成电路(“SIC”)或半导体芯片正发展成运行于越来越高的速度和处理越来越大的数据量。这一倾向已经导致半导体芯片与更大的电子系统之间所要求的电互连密度急剧地提高。相反地,这种超大规模集成限制了SIC的物理尺寸。为了实现更先进的SIC,需要在更小的物理尺寸内塞入多得多的电互连,这就构成了一个技术瓶颈,其中SIC的性能越来越受到将芯片连接于更大的电子系统的电路板/封装件的限制。Semiconductor integrated circuits ("SICs") or semiconductor chips are evolving to operate at ever higher speeds and process ever greater amounts of data. This trend has led to a dramatic increase in the density of electrical interconnections required between semiconductor chips and larger electronic systems. Conversely, this very large-scale integration limits the physical size of the SIC. In order to achieve more advanced SICs, far more electrical interconnections need to be packed into smaller physical dimensions, which constitutes a technical bottleneck, where the performance of SICs is increasingly limited by connecting the chip to a larger electronic system. limitations of the board/package.

工业惯例是采用引线框来将SIC电互连到印刷电路板(“PCB”)并将芯片和引线框包封在陶瓷层叠封装件中。封装的SIC被插入PCB,将SIC电连接于更大的电子系统。现代更尖端的SIC比其先辈产生多得多的热量。这一热量若不从SIC耗散,则会降低电路性能。坚固的引线框能够起到电连接和热沉的双重作用,但随着单位面积内引线框密度的提高,必须缩小单个引线的物理尺寸。较小的引线尺寸明显地限制了其热沉功能。这就迫使系统制造厂家要通过大得无法安排的固定在SIC上的热沉来耗热负载,从而妨碍向更小的可移动平台的发展。It is industry practice to employ a lead frame to electrically interconnect the SIC to a printed circuit board ("PCB") and to enclose the chip and lead frame in a ceramic stack package. The packaged SIC is inserted into the PCB, electrically connecting the SIC to the larger electronic system. Modern more sophisticated SICs generate significantly more heat than their predecessors. This heat, if not dissipated from the SIC, degrades circuit performance. A robust lead frame can double as an electrical connection and heat sink, but as the density of lead frames per unit area increases, the physical size of the individual leads must shrink. The smaller lead size significantly limits its heat sink function. This forces system manufacturers to dissipate thermal loads through unmanageably large heat sinks affixed to the SIC, hindering the move to smaller, transportable platforms.

而且,更尖端的SIC的运行速度越来越受到印刷电路板的限制。常规的PCB使电信号通过图形化在其上安装有半导体芯片的PCB表面上的电极网络在系统与SIC之间传送。为了使SIC能够以更高的速度运行,半导体芯片与电子系统之间的互连必须是低阻的。借助于缩短电极长度和降低电极电阻率,可得到电阻更低的电接触。借助于将电互连网络埋置在电路板中而不是图形化在表面上,可制作较短的电极长度。现有技术公开了制作具有埋置在电路板中的电互连网络的多层陶瓷复合印刷电路板的方法。但由于埋置的电极网络是由电阻比相同的导电金属形成的布线高得多的金属薄膜、导电胶或二者组成的,故这些方法的性能是受到限制的。借助于用低介电常数材料制作布线板,也可以改进较高信号频率下的低电阻。因此,在诸如二氧化硅或氧化铝之类的低介电常数陶瓷中埋置由导电金属布线构成的电极网络并同时含有埋置在陶瓷中的用来耗散SIC产生的热的热沉的电路布线板和多芯片模块的设计,可能是非常可取的。Also, the operating speed of more sophisticated SICs is increasingly limited by the printed circuit board. Conventional PCBs have electrical signals communicated between the system and the SIC through a network of electrodes patterned on the surface of the PCB on which the semiconductor chips are mounted. In order for SICs to operate at higher speeds, the interconnection between the semiconductor chip and the electronic system must be low-resistance. By shortening the length of the electrodes and reducing the resistivity of the electrodes, a lower resistance electrical contact can be obtained. Shorter electrode lengths can be made by embedding the electrical interconnection network in the circuit board rather than patterning it on the surface. The prior art discloses methods of making multilayer ceramic composite printed circuit boards having an electrical interconnection network embedded in the circuit board. However, the performance of these methods is limited because the embedded electrode network is composed of thin metal films, conductive pastes, or both that have a much higher resistance than wiring formed from the same conductive metal. Low resistance at higher signal frequencies can also be improved by making the wiring board out of low dielectric constant material. Therefore, embedding an electrode network consisting of conductive metal wiring in a low dielectric constant ceramic such as silicon dioxide or alumina and simultaneously containing a heat sink embedded in the ceramic to dissipate the heat generated by the SIC Circuit layout boards and multi-chip module designs may be highly desirable.

有关的现有技术包括下列专利。Fujita等人的美国专利No.5396034公开了制作薄膜陶瓷多层布线混合板的方法。Bonham等人的美国专利No.5396032公开了具有二组引线框的多芯片模块(“MCM”)的构造,一组供应输入/输出键合焊点,另一独立组用来提供到测试管脚的电连接,可用来隔离和检查安装在所述MCM腔中的衬底上的一个或多个器件的性能,其中的器件被布线键合到所述焊点。包含MCM封装件的材料可以是陶瓷、塑料、层叠或金属,但其上安装器件的衬底不含有内部电互连和/或热沉。Wiesa的美国专利No.5375039公开了具有使热从安装在板上的功率单元沟流到热沉的内部热耗散装置的印刷电路板的制作,其中印刷电路板的核心包含玻璃布。Chobot等人的美国专利No.5363280公开了多层陶瓷电路板的制作方法,其中某些金属膜层用作电极网络并与用作热沉的其它金属膜层分隔开。Ohtaki等人的美国专利No.5300163公开了制造多层陶瓷电路板的工艺,此电路板包含陶瓷衬底、多层其中具有导电胶图形的生胶带(green tape)和用来对装配的各个层进行电互连的具有导电胶的通孔。Cherukuri等人的美国专利No.5256469公开了一种用陶瓷生胶带制备的多层共烧的金属上陶瓷电路板和一种低温高膨胀玻璃陶瓷系统。Capp等人的美国专利No.5113315公开了陶瓷电路板结构的构造,其中借助于在陶瓷元件中激光钻孔并利用熟知的金属淀积技术用导电金属填充这些孔的方法,将热耗散附件埋置在陶瓷元件中。Plonski的美国专利No.4679321公开了一种在与其上安装集成电路的主表面相反的板衬底的外主表面上具有同轴布线的互连的互连板的制造方法。Ushifusa等人的美国专利No.4598167公开了多层陶瓷电路板的构造,此电路板包含多个整体键合的陶瓷层,各层具有图形化的导电胶层和用导电体填充的用来连接各陶瓷层上的图形化导电层以形成预定的布线电路的通孔。Takeuchi的美国专利No.4551357公开了一种陶瓷电路板的制造工艺,此电路板包含在具有有机粘合剂的生陶瓷的表面上,烧制由充满有机物的导电胶形成的电路图形。Related prior art includes the following patents. US Patent No. 5,396,034 to Fujita et al. discloses a method of making a thin film ceramic multilayer wiring hybrid board. U.S. Patent No. 5,396,032 to Bonham et al. discloses the construction of a multi-chip module ("MCM") with two sets of leadframes, one set supplying input/output bond pads and a separate set supplying test pins. The electrical connections can be used to isolate and check the performance of one or more devices mounted on the substrate in the MCM cavity, where the devices are wire bonded to the pads. The material comprising the MCM package can be ceramic, plastic, laminate or metal, but the substrate on which the device is mounted does not contain internal electrical interconnects and/or heat sinks. US Patent No. 5,375,039 to Wiesa discloses the fabrication of a printed circuit board with internal heat dissipation means for channeling heat from a power unit mounted on the board to a heat sink, wherein the core of the printed circuit board comprises glass cloth. U.S. Patent No. 5,363,280 to Chobot et al. discloses a method of making a multilayer ceramic circuit board in which certain metal film layers serve as an electrode network and are separated from other metal film layers that serve as heat sinks. U.S. Patent No. 5,300,163 to Ohtaki et al. discloses a process for manufacturing a multilayer ceramic circuit board comprising a ceramic substrate, multiple layers of green tape with conductive adhesive patterns therein, and layers for assembly Vias with conductive adhesive for electrical interconnection. US Patent No. 5,256,469 to Cherukuri et al. discloses a multilayer co-fired ceramic-on-metal circuit board prepared from ceramic green tape and a low temperature high expansion glass ceramic system. U.S. Patent No. 5,113,315 to Capp et al. discloses the construction of a ceramic circuit board structure in which the heat dissipating attachment Embedded in a ceramic element. US Patent No. 4,679,321 to Plonski discloses a method of manufacturing an interconnection board having coaxial wiring interconnects on the outer major surface of the board substrate opposite the major surface on which integrated circuits are mounted. U.S. Patent No. 4,598,167 to Ushifusa et al. discloses the construction of a multilayer ceramic circuit board comprising a plurality of integrally bonded ceramic layers, each layer having a patterned layer of conductive adhesive and a conductor filled circuit board for connection. The conductive layer on each ceramic layer is patterned to form via holes for predetermined wiring circuits. U.S. Patent No. 4,551,357 to Takeuchi discloses a process for manufacturing a ceramic circuit board comprising firing a circuit pattern formed of an organic-impregnated conductive paste on the surface of a green ceramic with an organic binder.

因此,本发明的目的是提供一种增强SIC性能的复合布线结构。Accordingly, it is an object of the present invention to provide a composite wiring structure that enhances the performance of a SIC.

本发明的另一目的是提供一种提高SIC的容许运行速度的复合电路布线结构。Another object of the present invention is to provide a complex circuit wiring structure which improves the allowable operating speed of the SIC.

本发明的又一目的是降低复合结构中的压应力和剪应力。Yet another object of the present invention is to reduce compressive and shear stresses in composite structures.

本发明的再一目的是提供一种复合电路布线板结构,其中结构的介电元件是陶瓷或是有机-陶瓷复合物。Yet another object of the present invention is to provide a composite circuit wiring board structure wherein the dielectric elements of the structure are ceramic or organic-ceramic composites.

本发明的还一目的是提供一种SIC的高效陶瓷复合布线结构及其制造方法。Another object of the present invention is to provide a high-efficiency ceramic composite wiring structure for SIC and its manufacturing method.

用此处描述的本发明的最佳实施例,达到了本发明的上述目的以及进一步的目的和优点。The above objects as well as further objects and advantages of the invention are achieved by the preferred embodiments of the invention described herein.

最佳实施例包括,在介电元件的一个主表面上具有一个或更多个电极,且其中的半导体集成电路(“SIC”)与通过介电陶瓷元件中的电互连网络电接触的电极直接电接触到外部输入/输出信号驱动器的复合电路布线结构。Preferred embodiments include having one or more electrodes on one major surface of the dielectric element, and wherein a semiconductor integrated circuit ("SIC") is in electrical contact with the electrodes through an electrical interconnection network in the dielectric ceramic element Composite circuit wiring structure for direct electrical contact to external input/output signal drivers.

最佳实施例还提供了一种复合电路布线结构,其中的介电元件也含有埋置的热分布网络。The preferred embodiment also provides a composite circuit layout in which the dielectric elements also contain embedded heat distribution networks.

最佳实施例还提供了一种在介电元件的一个主表面上具有一个或更多个电极,且其中至少一个SIC位于安装区上并通过导电布线装置电接触于至少一个电极的复合电路布线结构。The preferred embodiment also provides a composite circuit wiring having one or more electrodes on one major surface of the dielectric element, and wherein at least one SIC is located on the mounting area and is electrically contacted to at least one electrode by conductive wiring means structure.

最佳实施例还通过采用具有曲线连接的网络,降低了电路布线板的介电元件与埋置的电互连网络或埋置的热分布网络之间的热产生的压应力或剪应力。The preferred embodiment also reduces thermally induced compressive or shear stresses between the dielectric elements of the circuit wiring board and either the embedded electrical interconnection network or the embedded heat distribution network by employing the network with curved connections.

本发明还通过在将网络埋置到陶瓷元件中之前,将具有高的热分解温度的有机树脂涂敷于网络,降低了电路布线板的介电元件与埋置的电互连网络或埋置的热分布网络之间的热产生的压应力或剪应力。The present invention also reduces the contact between the dielectric components of the circuit wiring board and the embedded electrical interconnection network or embedded network by applying an organic resin with a high thermal decomposition temperature to the network before embedding the network into the ceramic component. Thermally generated compressive stress or shear stress between the heat distribution network.

本发明还允许包含具有复合布线结构的介电元件的隔直流电容器。The present invention also allows for a DC blocking capacitor comprising a dielectric element having a composite wiring structure.

本发明还提供了用陶瓷或有机-陶瓷材料作为复合布线结构的介电元件而构成的上述实施例。The present invention also provides the above-mentioned embodiments constituted by using ceramic or organic-ceramic materials as the dielectric elements of the composite wiring structure.

更具体地说,本发明的最佳实施例涉及到一种在陶瓷元件的一个主表面上具有一个或更多个电极,且其中的半导体集成电路(“SIC”)与电极直接电接触的介电(陶瓷或有机-陶瓷)复合电路布线板。SIC通过由导电布线,最好是铜布线制成的电互连网络,电接触到电接触于电路布线板主表面上其它电极的其它SIC,和/或电接触到电接触于陶瓷电路布线板的外部输入/输出信号驱动器。通过电路布线板主表面上的另一个电极,或通过连接于通过电路布线板的介电元件的次表面伸出的电互连网络的导电布线区段,来实现这一点。介电元件还含有埋置的由细长的金属之类的导热材料或其中有吸热流体循环的空管制成的热沉的热分布网络。埋置的热分布网络位于电极附近,但不直接与电极接触,使之与SIC直接电接触,而埋置的热沉的端点通过陶瓷元件的次表面伸出,以便与电路布线板外部的其它热沉或热容器形成热接触。More specifically, the preferred embodiments of the present invention relate to a dielectric having one or more electrodes on one major surface of a ceramic component and wherein a semiconductor integrated circuit ("SIC") is in direct electrical contact with the electrodes. Electrical (ceramic or organic-ceramic) composite circuit wiring boards. The SIC is in electrical contact with other SICs in electrical contact with other electrodes on the main surface of the circuit wiring board and/or with the ceramic circuit wiring board through an electrical interconnection network made of conductive wiring, preferably copper wiring external input/output signal driver. This is achieved by another electrode on the main surface of the circuit wiring board, or by a conductive wiring segment connected to an electrical interconnection network protruding through the subsurface of the dielectric element of the circuit wiring board. The dielectric element also contains an embedded heat distribution network of heat sinks made of elongated strips of thermally conductive material such as metal or empty tubes through which an absorbing fluid circulates. The embedded heat distribution network is located near the electrodes, but not directly in contact with the electrodes, making direct electrical contact with the SIC, while the terminals of the embedded heat sinks protrude through the subsurface of the ceramic components to communicate with other components outside the circuit wiring board. A heat sink or heat container forms the thermal contact.

作为例子,介电元件包含铝酸盐或硅酸盐陶瓷相。二氧化硅陶瓷相特别有利于在较高信号频率下通过介电损耗机制降低信号衰减电平。在与其上的SIC接触于电极的主表面相反的电路布线板的陶瓷元件的主表面上,键合另一个金属元件。本发明还包括通过低温加工方法来制作电路布线板结构的各种方法。As an example, the dielectric element comprises an aluminate or silicate ceramic phase. The silica ceramic phase is particularly beneficial at lower signal attenuation levels through dielectric loss mechanisms at higher signal frequencies. On the main surface of the ceramic component of the circuit wiring board opposite to the main surface on which the SIC is in contact with the electrodes, another metal component is bonded. The present invention also includes various methods of fabricating circuit wiring board structures by cryogenic processing methods.

溶液先质的使用,借助于填充被注塑材料包围的区域、安装支持件和具有液态先质的基底金属元件、并促使化学反应将液态先质转变成相应的固态陶瓷,使陶瓷能够形成在网络装配件周围。本发明中最好结合使用金属有机先质,从而陶瓷氧化物的金属先质首先与诸如2-乙基己酸之类的羧酸反应,以形成有机酸溶液中的羧酸盐溶液。但诸如溶胶-凝胶技术之类的其它溶液加工技术也可以有效地工作并被认为是在本发明的构思与范围之内。The use of solution precursors enables ceramics to form in the network by filling the area surrounded by the injection molding material, mounting supports and base metal components with liquid precursors, and inducing chemical reactions to transform the liquid precursors into corresponding solid ceramics around the assembly. A combination of metal organic precursors is preferred in the present invention whereby the ceramic oxide metal precursor is first reacted with a carboxylic acid such as 2-ethylhexanoic acid to form a carboxylate solution in an organic acid solution. However, other solution processing techniques, such as sol-gel techniques, may also work effectively and are considered to be within the spirit and scope of the present invention.

在转换化学反应完成之后,被液态先质填充的区域现在被陶瓷填充了。如下所述,转换化学反应将陶瓷键合到网络装配件、金属元件以及包围的注塑材料和/或安装支持件的壁上。溶液的液态性质使先质材料能够均匀地包裹网络装配件。当采用金属有机先质时,热解作用使羧酸盐分解成它们相应的金属氧化物。由于热解而形成不稳定的金属氧化物原子团,它们迅速地键合到作为网络装配件、基底金属元件以及注塑材料和/或安装支持件部分的稳定的有机和无机表面。不稳定的金属氧化物原子团还与其它分解的金属氧化物原子团键合,以形成一个连接的陶瓷网络。After the conversion chemistry is complete, the area that was filled with the liquid precursor is now filled with the ceramic. As described below, the conversion chemistry bonds the ceramic to the network assembly, metal elements, and surrounding injection molding material and/or walls of the mounting support. The liquid nature of the solution allows the precursor material to uniformly wrap the network assembly. When metal organic precursors are used, pyrolysis decomposes the carboxylates to their corresponding metal oxides. As a result of pyrolysis, unstable metal oxide radicals are formed that rapidly bond to stable organic and inorganic surfaces that are part of network assemblies, base metal elements, and injection molding materials and/or mounting supports. The unstable metal oxide radicals also bond with other decomposed metal oxide radicals to form a connected ceramic network.

随着分解(或不需要的反应)产物被清除,固态陶瓷的体积比值小于体溶液先质。于是,采用通常很粘稠的高固体含量的先质溶液,或如先质被喷涂热解在已经加热过的装配件上的情况那样,在其涂敷原位使先质热解,是有优点的。As the decomposition (or unwanted reaction) products are scavenged, the volume fraction of the solid ceramic is less than that of the bulk solution precursor. Thus, it is useful to use precursor solutions with a high solids content, which are often very viscous, or to pyrolyze the precursor in situ as it is applied, as is the case when the precursor is sprayed and pyrolyzed onto an already heated assembly. Pros.

喷涂热解的作用,使诸如先质溶剂和分解产物之类的不希望有的反应副产品,能够以比涂敷陶瓷先质并同时形成陶瓷高得多的速率被物理地清除。于是,喷涂热解就使更大体积比值的固态陶瓷能够占据其所涂敷的区域。The action of spray pyrolysis allows unwanted reaction by-products such as precursor solvents and decomposition products to be physically removed at a much higher rate than coating a ceramic precursor while simultaneously forming the ceramic. Spray pyrolysis then enables a larger volume ratio of solid ceramic to occupy the area it is coated on.

本发明还允许通过溶解的金属有机陶瓷先质的不完全分解来形成有机陶瓷介电质(如果需要这种介电元件的话)。本发明借助于使金属先质直接或间接地与羧酸溶剂发生反应以产生溶解在羧酸中的羧酸盐溶液,来形成金属有机先质。2-乙基己酸是一种最佳的溶剂,其着火点为210℃。根据盐的金属的化学性,2-乙基己酸先质盐通常在225-375℃的温度范围以上开始分解。通常在400-475℃以上的温度下完成热分解。借助于将溶液喷涂热解在加热到溶解的羧酸盐的开始分解的温度以上(225-375℃),但仍然低于盐的有机配合基完全分解时的温度(400-475℃)的电路布线板装配件上,能够制作复合有机-陶瓷介电质。在喷涂热解过程中,羧酸蒸发,原位淀积分解的蜡状羧酸盐。当电路布线板装配件被加热到恰当的温度时,得到的介电材料是由具有不完全分解的有机材料的完全爆燃的氧化物陶瓷组成的基体,从而得到有机-陶瓷介电元件。The present invention also allows for the formation of organoceramic dielectrics (if such dielectric elements are desired) by incomplete decomposition of dissolved metal organic ceramic precursors. The present invention forms metal organic precursors by reacting the metal precursors directly or indirectly with a carboxylic acid solvent to produce a carboxylate solution dissolved in the carboxylic acid. 2-Ethylhexanoic acid is an optimal solvent with a fire point of 210°C. Depending on the chemistry of the metal of the salt, the 2-ethylhexanoic acid precursor salt typically begins to decompose above the temperature range of 225-375°C. Thermal decomposition is usually accomplished at temperatures above 400-475°C. A circuit by means of spray pyrolysis of a solution heated above the temperature at which the dissolved carboxylate begins to decompose (225-375°C), but still below the temperature at which the organic ligands of the salt decompose completely (400-475°C) On wiring board assemblies, composite organic-ceramic dielectrics can be fabricated. During spray pyrolysis, the carboxylic acid evaporates and the decomposed waxy carboxylate is deposited in situ. When the circuit wiring board assembly is heated to the proper temperature, the resulting dielectric material is a matrix consisting of a fully deflagrated oxide ceramic with incompletely decomposed organic material, resulting in an organo-ceramic dielectric element.

本发明的另一实施例涉及到介电质(例如,介电质是“纯”陶瓷或有机-陶瓷)复合电路布线板,它包含在陶瓷元件的一个主表面上含有一个或更多个电极和一个或更多个安装区域的金属元件。至少一个SIC被置于安装区上,并通过导电布线装置电接触到至少一个电极。通过电互连网络,SIC被进一步电接触到与介电电路布线板主表面上其它电极电接触的其它SIC,或电接触到通过电路布线板主表面上的另一个电极或通过连接于从电路布线板介电元件次表面伸出的电互连网络的导电布线,最好是铜布线的区段,电接触于介电电路布线板的外部输入/输出信号驱动器。此介电元件还含有包括诸如金属的细长导热材料或其中有吸热流体循环的空管组成的热沉的埋置热分布网络。此热分布网络可以通过安装区与SIC热接触,或不与SIC热接触,且埋置的热沉的端点通过介电元件的次表面伸出,以便与电路布线板外面的热容器实现热接触。介电元件可以由铝酸盐或硅酸盐陶瓷相组成。另一个金属元件被键合到与其上SIC接触到安装区和电极的主表面相反的电路布线板介电元件的主表面。Another embodiment of the present invention relates to a dielectric (eg, "pure" ceramic or organic-ceramic) composite circuit wiring board comprising one or more electrodes on one major surface of a ceramic element. and one or more metal elements of the installation area. At least one SIC is positioned on the mounting area and is electrically contacted to the at least one electrode through the conductive wiring means. Through an electrical interconnection network, the SIC is further electrically contacted to other SICs that are in electrical contact with other electrodes on the main surface of the dielectric circuit wiring board, or to another electrode on the main surface of the circuit wiring board or by connecting to a slave circuit Conductive traces, preferably sections of copper traces, of the electrical interconnection network extending from the subsurface of the dielectric component of the wiring board are in electrical contact with external input/output signal drivers of the dielectric circuit wiring board. The dielectric element also contains an embedded heat distribution network comprising heat sinks consisting of elongated thermally conductive material such as metal or empty tubes through which an absorbing fluid circulates. This heat distribution network may or may not be in thermal contact with the SIC through the mounting area, and the ends of the embedded heat sinks protrude through the subsurface of the dielectric element to make thermal contact with the thermal capacitor outside the circuit wiring board . Dielectric elements may consist of aluminate or silicate ceramic phases. Another metal element is bonded to the major surface of the circuit wiring board dielectric element opposite the major surface on which the SIC contacts the mounting pads and electrodes.

在本发明中,使用二种方法来降低应力对介电元件和埋置的网络结构的有害影响。第一是在埋置网络结构的设计中向尖锐的边沿结构引起的高应力点配置曲线。当网络结构被设计成具有弯曲的而不是尖锐的L连接和T连接时,应力更均匀地分布在圆弧上,相反则会在网络中的尖锐点处出现强的压应力。其次,借助于用有机树脂涂敷形成电互连网络的(铜)金属布线和形成热耗散网络的热管,也降低了压应力。In the present invention, two approaches are used to reduce the detrimental effects of stress on the dielectric elements and embedded network structures. The first is the placement of curves at high stress points induced by sharp edge structures in the design of embedded network structures. When the network structure is designed with curved rather than sharp L-joints and T-joints, the stresses are more evenly distributed on the circular arcs, whereas strong compressive stresses occur at sharp points in the network. Second, compressive stress is also reduced by coating the (copper) metal wiring forming the electrical interconnection network and the heat pipes forming the heat dissipation network with an organic resin.

为了更好地理解本发明及其它的和进一步的目的,参照结合附图的下列描述,并在所附权利要求中提出了其范围。For a better understanding of the present invention together with other and further objects, reference is made to the following description taken in conjunction with the accompanying drawings, the scope of which is set forth in the appended claims.

图1A示出了本发明的介电复合布线结构的最佳实施例的俯视图;Fig. 1A shows the top view of the preferred embodiment of the dielectric composite wiring structure of the present invention;

图1B示出了图1A所示的本发明的最佳实施例的正面图和局部剖面图;Figure 1 B shows a front view and a partial sectional view of the preferred embodiment of the present invention shown in Figure 1A;

图2A示出了本发明的介电复合布线结构的另一最佳实施例的俯视图;FIG. 2A shows a top view of another preferred embodiment of the dielectric composite wiring structure of the present invention;

图2B示出了图2A所示的本发明的最佳实施例的正面图和局部剖面图;Figure 2B shows a front view and a partial sectional view of the preferred embodiment of the present invention shown in Figure 2A;

图3A(立体解析图)、3B和3C示出了用来构成本发明的介电复合布线结构的装配方法的细节;3A (stereoscopic view), 3B and 3C show the details of the assembly method used to form the dielectric composite wiring structure of the present invention;

图3D(立体解析图)、3e和3F示出了用来构成本发明的介电复合布线结构的装配方法的进一步细节;3D (perspective view), 3e and 3F show further details of the assembly method used to form the dielectric composite wiring structure of the present invention;

图4A示出了本发明的介电复合布线结构的又一实施例的俯视图;FIG. 4A shows a top view of another embodiment of the dielectric composite wiring structure of the present invention;

图4B示出了沿图4A中IV-IV线的本发明实施例的侧面剖面图;以及Figure 4B shows a side sectional view of an embodiment of the invention along line IV-IV in Figure 4A; and

图5A和5B以图示方式示出了采用本发明的介电复合布线结构的埋置在介电质中的弯曲网络元件部分。Figures 5A and 5B schematically show a curved network element portion embedded in a dielectric using a dielectric composite wiring structure of the present invention.

现参照图1A、1B、2A和2B,这些图示出了本发明的复合结构也称为复合布线结构10和10’的最佳实施例,而图3A-3F示出了用来制造具有电网络、互连和复合介电元件内部的热沉的复合结构的相继步骤。为了易于理解本发明,在下面的整个描述中,用相同的参考号来表示所有实施例中所述的相同的元件。Referring now to FIGS. 1A, 1B, 2A and 2B, these figures show the preferred embodiment of the composite structure of the present invention also known as composite wiring structures 10 and 10', while FIGS. Sequential steps in the composite structure of the network, interconnection and heat sink inside the composite dielectric element. In order to facilitate understanding of the present invention, throughout the following description, the same elements described in all the embodiments are denoted by the same reference numerals.

虽然不局限于此,但复合电路布线结构10主要用作电路布线板,或作为变通,用作多芯片模块。在图1A和1B所示的本发明的最佳实施例中,复合结构10有一个顶部导电的最好是具有其上最终至少要安装一个SIC16的外主表面14的金属元件12。任何适当系列的导电元件18,组成顶部金属元件12与SIC16的集成电路之间的电接触。对于图1A和1B所示的本发明的最佳实施例,顶部金属元件12用作电极接触。本发明的复合结构10还包括最好由共价键合方法键合到顶部金属元件电极12的内主表面22的陶瓷或有机-陶瓷介电元件20和电互连网络24。电互连网络24由至少一个埋置在陶瓷或有机-陶瓷元件20(也称为介电元件20)中的最好是诸如铜的金属的导电布线构成。铜布线的一端至少在一个位置,亦即顶部金属元件与SIC16形成电接触处,被键合到顶部金属元件电极12的内主表面22。形成电互连网络24的至少一个布线也可以可选地具有通过介电元件20的外部次表面伸出的布线端子24A,以形成顶部金属元件电极12与电路布线板外的至少一个输入/输出信号驱动器25之间通过电互连网络24的电接触。参照图4A和4B来详细地描述说明互连网络24采用的安装支持件用途的本发明的另一实施例。SIC16与外部信号输入/输出驱动器之间的电接触也可以形成在通过电互连网络24的金属(最好是铜)布线连接的二个顶部金属元件电极之间。Although not limited thereto, the composite circuit wiring structure 10 is mainly used as a circuit wiring board, or alternatively, as a multi-chip module. In the preferred embodiment of the invention shown in Figures 1A and 1B, composite structure 10 has a top conductive metal element 12 preferably having an outer major surface 14 on which at least one SIC 16 will ultimately be mounted. Any suitable series of conductive elements 18 make up the electrical contact between top metal element 12 and the integrated circuit of SIC 16 . For the preferred embodiment of the invention shown in Figures 1A and 1B, the top metal element 12 serves as the electrode contact. The composite structure 10 of the present invention also includes a ceramic or organic-ceramic dielectric element 20 and an electrical interconnection network 24 bonded to the inner major surface 22 of the top metal element electrode 12, preferably by covalent bonding. The electrical interconnection network 24 consists of at least one conductive trace, preferably of metal such as copper, embedded in a ceramic or organo-ceramic element 20 (also referred to as a dielectric element 20). One end of the copper wiring is bonded to inner major surface 22 of top metal element electrode 12 at least at one location where the top metal element makes electrical contact with SIC 16 . The at least one wiring forming the electrical interconnection network 24 may also optionally have wiring terminals 24A protruding through the outer subsurface of the dielectric element 20 to form at least one input/output connection between the top metal element electrode 12 and the outside of the circuit wiring board. The electrical contact between the signal drivers 25 is through the electrical interconnection network 24 . Another embodiment of the present invention illustrating the use of mounting supports employed by the interconnection network 24 is described in detail with reference to FIGS. 4A and 4B. Electrical contact between SIC 16 and external signal input/output drivers may also be formed between two top metal element electrodes connected by metal (preferably copper) wiring of electrical interconnection network 24 .

本发明的复合布线结构10,还包括埋置在介电元件20中且电绝缘即隔离于电互连网络24的热分布网络26。热分布网络26包括至少一个在顶部金属元件12与SIC形成电接触处位于顶部金属元件12的内主表面22附近但不与之接触的热沉。形成热分布网络26的热沉28可以由例如诸如铜的高热导金属的细长导热材料组成,或作为变通,热沉也可以由其中有吸热流体循环的空管组成。形成热分布网络26的热沉28通过陶瓷或有机-陶瓷介电元件20的至少一个外次表面伸出,并与热容器30形成热接触。The composite wiring structure 10 of the present invention further includes a heat distribution network 26 embedded in the dielectric element 20 and electrically insulated, ie isolated, from the electrical interconnection network 24 . The heat distribution network 26 includes at least one heat sink located adjacent to but not in contact with the inner major surface 22 of the top metal element 12 where the top metal element 12 makes electrical contact with the SIC. The heat sinks 28 forming the heat distribution network 26 may consist of an elongated thermally conductive material such as a highly thermally conductive metal such as copper, or alternatively the heat sinks may also consist of empty tubes through which an absorbing fluid circulates. Heat sinks 28 forming the heat distribution network 26 protrude through at least one outer secondary surface of the ceramic or organo-ceramic dielectric element 20 and are in thermal contact with the thermal capacitor 30 .

热容器30可以同时用作或连接于将电路布线板固定到地电位的机械固定装置或二者。本发明的复合布线结构10和10’二者的实施例还包含键合于介电元件20的相反主表面的底部金属元件32。介电元件20可以由铝酸盐(Al2O3)或硅酸盐(SiO2)基陶瓷或有机-陶瓷复合物组成。本发明的复合布线结构10可以构造成将单个SIC电连接到一个或多个外部信号输入/输出驱动器,或构造成将安装在顶部金属元件上的多个SIC彼此互连以及互连到一个或多个外部输入/输出信号驱动器。The thermal capacitor 30 may be used simultaneously or connected to a mechanical fixing means for fixing the circuit wiring board to ground potential or both. Embodiments of both the composite wiring structures 10 and 10 ′ of the present invention also include a bottom metal element 32 bonded to the opposite major surface of the dielectric element 20 . Dielectric element 20 may be composed of aluminate (Al 2 O 3 ) or silicate (SiO 2 ) based ceramics or organic-ceramic composites. The composite wiring structure 10 of the present invention may be configured to electrically connect a single SIC to one or more external signal input/output drivers, or to interconnect multiple SICs mounted on the top metal element to each other and to one or more Multiple external input/output signal drivers.

图2A和2B示出了本发明的另一个最佳实施例,其中的复合布线结构10’具有分成电极区34和至少一个安装区36的顶部金属元件12。在本发明的这一实施例中,电互连网络24埋置在介电元件20中,并通过至少一个最好是铜之类的金属的导电布线将顶部金属元件12的电极区34连接于外部信号输入/输出驱动器。键合于顶部金属元件12的安装区36的SIC16,利用布线导体38,被电连接于至少一个电极区34。电互连网络24可以通过至少一个通过介电元件20的次表面伸出的金属布线,或通过作为顶部金属元件12的一部分的另一个自由电极区34,将SIC16电连接到外部信号输入/输出驱动器。此外,在本发明的这一实施例中,热分布网络26的至少一个热沉28,可以可选地通过从介电元件20的次表面伸出的热沉直接将顶部金属元件12的安装区36连接到电路布线板外面的热容器30(如40处所示)。底部金属元件32被键合到与键合于顶部金属元件12的主表面相反的介电元件20的外主表面。2A and 2B illustrate another preferred embodiment of the present invention, wherein a composite wiring structure 10' has a top metal element 12 divided into an electrode area 34 and at least one mounting area 36. In this embodiment of the invention, the electrical interconnection network 24 is embedded in the dielectric element 20 and connects the electrode region 34 of the top metal element 12 to the External signal input/output driver. The SIC 16 bonded to the mounting area 36 of the top metal element 12 is electrically connected to at least one electrode area 34 using a wiring conductor 38 . The electrical interconnection network 24 may electrically connect the SIC 16 to external signal input/output through at least one metal trace protruding through the subsurface of the dielectric element 20, or through another free electrode area 34 that is part of the top metal element 12 driver. Furthermore, in this embodiment of the invention, the at least one heat sink 28 of the heat distribution network 26 may optionally connect the mounting area of the top metal element 12 directly to 36 is connected to the thermal capacitor 30 (shown at 40) outside the circuit wiring board. Bottom metal element 32 is bonded to the outer major surface of dielectric element 20 opposite the major surface bonded to top metal element 12 .

现参照图3A-F来详细解释使上述陶瓷复合布线结构10和10’实用化的方法。如图3A所示,最好是厚度为0.5-3mm的铜片的顶部金属元件12,一开始被用作在其上制作电互连网络24、热分布网络26和介电元件20的衬底。在外主表面14和内主表面22二者上指定相对的区域作为电极区34,且若要产生图2A和2A的实施例所示的设计,则作为安装区36。顶部金属元件12上不是指定区域44的其余区域42,可以在使用铜片或金属元件12作为衬底之前选择性地划痕、腐蚀或加压,使其厚度小于将成为外主表面14的顶部金属元件12的主表面上的指定区域。在构造过程中,最好将外主表面14面向下(亦即,图3A-F实际上倒转来看),并将可以在内主表面上移动的安装支持件46放置在不用作电路布线板部分的其余区域42的那些区域中。A method of making the above-mentioned ceramic composite wiring structures 10 and 10' practical will now be explained in detail with reference to Figs. 3A-F. As shown in FIG. 3A, the top metal element 12, preferably a copper sheet with a thickness of 0.5-3 mm, is initially used as the substrate on which the electrical interconnection network 24, heat distribution network 26 and dielectric element 20 are fabricated. . Opposing areas on both outer major surface 14 and inner major surface 22 are designated as electrode regions 34 and, if the design shown in the embodiment of FIGS. 2A and 2A is to be produced, as mounting regions 36 . The remaining area 42 of the top metal element 12, which is not the designated area 44, may be selectively scratched, etched or pressed to a thickness less than the top of what will become the outer major surface 14 prior to using the copper sheet or metal element 12 as a substrate. A designated area on the major surface of the metal element 12. During construction, it is preferable to face the outer major surface 14 downward (i.e., Figures 3A-F are actually viewed upside down) and place the mounting support 46, which is movable on the inner major surface, on a surface not used as a circuit wiring board. Part of those areas of the remaining area 42 .

安装支持件46(最好是可清除的)可以用固体材料制成,此固体材料具有直径适当的孔以固定用来形成热分布网络26的热沉28的那些区段的端点,或甚至在某些情况下固定电网络布线24。图4A和4B所示的可以清除的安装支持件54,可以与用来形成从介电元件20次表面伸出的电互连网络24的金属布线一起被利用。参照图4A和4B详细地描述了安装支持件54的实际细节。Mounting support 46 (preferably removable) can be made of solid material with holes of appropriate diameter to secure the ends of those sections of heat sink 28 used to form heat distribution network 26, or even at Fixed electrical network wiring 24 in some cases. The removable mounting support 54 shown in FIGS. 4A and 4B may be utilized with the metal traces used to form the electrical interconnection network 24 extending from the subsurface of the dielectric element 20 . The actual details of the mounting support 54 are described in detail with reference to Figures 4A and 4B.

作为变通,可清除的安装支持件46可以是在热沉28的区段和/或金属布线(最好由铜或其它导热材料制成)被埋置于其中之后固化或凝胶化成固体或半固体注塑的塑料材料形式,或者可以是固体材料与塑料材料的组合的形式。倘若所选择的材料与铜衬底不形成永久的键合,在225-475℃的工艺温度范围内保持其固态或半固态注塑形式,并能够最好用不腐蚀介电元件20、金属元件12和32以及网络元件24和26的可溶方法容易地清除,则各种各样的塑料、玻璃、陶瓷或金属材料都可以用作可清除的安装支持件46。推荐的可清除注塑材料包括含有聚乙烯醇缩甲醛或聚乙烯醇缩丁醛的载有空二氧化硅和高温有机粘合剂的塑料复合物。适当的高温粘合剂包括但不局限于诸如苯并咪唑聚合物之类的芳香族杂环聚合物、或添加有少量对苯二酚以延缓乙炔基的热反应的乙炔基端接聚酰亚胺、或品名为Polymer360或Astrel360的市售亚芳香基乙醚。通常在350-470℃的温度范围内,于50-2000psi的压力下制作可清除的注塑材料,且应该制作成能够承受陶瓷加工温度(225-475℃)、能抗用来清除金属元件12和32的剩余区域42的腐蚀剂、还要对于在对介电元件20、金属元件12和32以及包含电互连网络24和热耗散网络26的材料不活泼的溶剂中的分散敏感。Alternatively, removable mounting support 46 may be solid or semi-solid after sections of heat sink 28 and/or metal wiring (preferably made of copper or other thermally conductive material) are embedded therein. In the form of a solid injected plastic material, or may be in the form of a combination of solid material and plastic material. Provided the selected material does not form a permanent bond to the copper substrate, maintains its solid or semi-solid injection molded form over the process temperature range of 225-475°C, and can preferably be used without corrosion of the dielectric 20, metal 12 And 32 and the soluble method of network element 24 and 26 are easy to remove, then various plastic, glass, ceramic or metal materials can be used as removable mounting support 46. Recommended purgeable injection molding materials include plastic compounds containing polyvinyl formal or polyvinyl butyral loaded with empty silica and high-temperature organic binders. Suitable high temperature adhesives include, but are not limited to, aromatic heterocyclic polymers such as benzimidazole polymers, or ethynyl-terminated polyimides with small amounts of hydroquinone added to retard the thermal reaction of the ethynyl groups. amines, or commercially available arylene ethers under the trade names Polymer 360 or Astrel 360. Removable injection molding materials are usually made in the temperature range of 350-470°C at pressures of 50-2000psi, and should be made to withstand ceramic processing temperatures (225-475°C), resistant to removal of metal components12 and The etchant in the remaining region 42 of 32 is also susceptible to dispersion in a solvent that is inert to dielectric elements 20 , metal elements 12 and 32 , and the materials comprising electrical interconnection network 24 and heat dissipation network 26 .

在成品中使电互连网络24和热分布网络26彼此电绝缘即电隔离,对于电路布线板来说是至关重要的。因此,在使用介电膜20之前和之后,电互连网络24的所有部分物理上都必须不接触到热耗散网络26的任何部分,反之亦然。将电互连网络24和热耗散网络26编织成二者隔开的距离足以在其间插入介电元件20之后对加入的电压确保隔离,也是必不可少的。理想情况下,热耗散网络26应该电接地。It is critical to the circuit wiring board that the electrical interconnection network 24 and the heat distribution network 26 be electrically isolated, or isolated, from each other in the finished product. Therefore, no part of the electrical interconnection network 24 must physically touch any part of the heat dissipation network 26 before and after the use of the dielectric film 20, and vice versa. It is also essential to weave the electrical interconnection network 24 and the heat dissipation network 26 so that they are separated by a distance sufficient to ensure isolation from the applied voltage after the dielectric element 20 is interposed therebetween. Ideally, the heat dissipation network 26 should be electrically grounded.

若某些安装支持件46还包含部分不构成最终电路板部件的可清除材料48以及热分布网络26通过埋置于介电元件20中的从介电元件20的次表面伸出的热沉28连接于其上的热容器,则可以提高制造效率。热沉/安装支持件只能够位于与介电元件20的次表面邻近的其余区域42中,只有连接于热分布网络的热沉28通过该次表面伸出。If some of the mounting supports 46 also include portions of removable material 48 that do not constitute the final circuit board assembly and the heat distribution network 26 passes through the heat sink 28 embedded in the dielectric element 20 protruding from the subsurface of the dielectric element 20 A thermal capacitor connected thereto can improve manufacturing efficiency. The heat sink/mounting support can only be located in the remaining area 42 adjacent to the subsurface of the dielectric element 20 through which only the heat sink 28 connected to the heat distribution network protrudes.

一旦完成了电路布线板,用来制作电互连网络24的那些铜布线区段50和用来制作热分布网络26的那些从介电元件20伸出的热沉28的区段,就被埋置在安装支持件46中。当热容器30作为安装支持件46的一个部件被组合时,要从介电元件20次表面伸出的那些热沉区段,通过安装支持件的材料48,被固定到热容器30。然后,如图3B所示,具有铜布线埋置区段的安装支持件46和热沉被置于顶部金属元件12的内表面22上其余区域42的那些不用作复合布线板部分的区域上。Once the circuit wiring board is completed, those copper wiring sections 50 used to make the electrical interconnection network 24 and those sections of the heat sink 28 protruding from the dielectric element 20 used to make the heat distribution network 26 are buried. Set in the mounting support 46. When the thermal capacitor 30 is assembled as a part of the mounting support 46, those heat sink sections that are to protrude from the subsurface of the dielectric element 20 are secured to the thermal capacitor 30 by the material 48 of the mounting support. Then, as shown in FIG. 3B , mounting supports 46 with copper wiring buried sections and heat sinks are placed on the inner surface 22 of top metal element 12 on the remaining areas 42 that are not used as part of the composite wiring board.

然后,如图3B所示,形成电互连网络24的金属布线的端点,被键合到如图2A所述的规定为电极区34的那些衬底区域处的金属片的内表面22。可以用各种本技术领域熟练人员众所周知的钎焊材料、电焊、电弧焊或超声键合,将金属布线键合到金属片。选择适合于完成的电路布线板所期望的电学性能的键合技术,是值得推荐的。虽然也可以用其它的常规技术,但本发明的最佳方法是采用诸如电弧焊之类的键合技术来形成电互连网络24与铜金属片的规定电极区34之间的金属键合。Then, as shown in FIG. 3B, the terminations of the metal wiring forming the electrical interconnection network 24 are bonded to the inner surface 22 of the metal sheet at those regions of the substrate designated as electrode regions 34 as described in FIG. 2A. The metal wiring can be bonded to the metal sheet using various brazing materials well known to those skilled in the art, electric welding, arc welding or ultrasonic bonding. Selection of a bonding technique appropriate to the desired electrical performance of the finished circuit board is recommended. The preferred method of the present invention utilizes a bonding technique such as arc welding to form the metallic bond between the electrical interconnection network 24 and the defined electrode regions 34 of the copper metal sheet, although other conventional techniques may be used.

借助于弯曲键合的金属布线并将其电接触到另一个金属布线或多个这样的金属布线,来制作电互连网络24,从而以与SIC和外部输入/输出信号驱动器特有的电路布线图形一致的方式构成。虽然电弧焊是制作这样构成的金属(最好是铜)布线之间的电互连的推荐方法,但也可以采用其它的常规方法。借助于选择不将这样构成的铜布线与任何其它铜布线键合,并在另一个电极区终止封闭通孔金属布线,或借助于在可清除的安装支持件中终止封闭的通孔金属布线,本发明可用来制作封闭的通孔。用例如真空铸造方法,也可以制作在其端点处压配到钻入铜片衬底的电极区34中的插入物52中的用来制作电互连网络24的预制布线网络。为方便起见,图3B示出了这一制备电互连网络的方法。根据图2A和b所述的最佳实施例,当要生产包含电极区和安装区的电路布线板时,可以用上述用来使电互连网络24的端点接触到电极区34的方法,将包含热分布网络26的热沉28的接触区键合到安装区36。The electrical interconnection network 24 is made by bending and electrically contacting a bonded metal wire to another metal wire or a plurality of such metal wires, so as to be compatible with the circuit wiring pattern characteristic of the SIC and external input/output signal drivers. constituted in a consistent manner. While arc welding is the preferred method of making electrical interconnections between such formed metal (preferably copper) traces, other conventional methods may be used. By choosing not to bond the copper wiring thus formed to any other copper wiring and terminating the closed via metal wiring in another electrode area, or by terminating the closed via metal wiring in a removable mounting support, The invention can be used to make closed vias. A prefabricated wiring network for making the electrical interconnection network 24 can also be made that is press-fit at its ends into the inserts 52 drilled into the electrode regions 34 of the copper sheet substrate, for example by vacuum casting methods. For convenience, this method of making an electrical interconnection network is shown in Figure 3B. According to the preferred embodiment described in FIGS. 2A and b, when a circuit wiring board including an electrode area and a mounting area is to be produced, the above-mentioned method for making the terminals of the electrical interconnection network 24 contact the electrode area 34 can be used to The contact areas of the heat sink 28 comprising the heat distribution network 26 are bonded to the mounting area 36 .

如上所述,在电路布线板“CWB”被完全装配之后,可以可选地清除安装支持件46。也可以将安装支持件保留在作为一个元件的成品CWB中,作为一个永久附件。如图4A和4B所示,安装支持件54将形成电互连网络24的导电布线50电连接到CWB外面的输入/输出信号驱动器(未示出)。图4A和4B示出了包括电连接永久安装支持件的本实施例的完整形式。As mentioned above, the mounting support 46 may optionally be removed after the circuit wiring board "CWB" is fully assembled. It is also possible to keep the mounting support in the finished CWB as an element, as a permanent attachment. As shown in FIGS. 4A and 4B , mounting supports 54 electrically connect conductive traces 50 forming electrical interconnection network 24 to input/output signal drivers (not shown) outside the CWB. Figures 4A and 4B show the complete form of this embodiment including the electrical connection permanent mounting support.

一旦如图3B所示电互连网络24和热分布网络26被固定到金属衬底,就用形成金属元件与陶瓷或有机-陶瓷复合介电质之间的直接共价键合的方法,借助于溶液工艺,如图3C所示将形成介电元件20的介电材料20A涂敷到金属衬底和网络结构。可以用诸如溶胶-凝胶和/或金属有机分解(“MOD”)之类的技术,将陶瓷先质溶解在溶液中。上述溶胶-凝胶技术利用金属醇盐先质,通过醇浓缩反应来聚合无机陶瓷网络。借助于将先质配料浇注、喷涂、喷涂-热解或丝网印刷到由可清除的安装支持件46所确定的阱中,可以将相当粘稠的先质溶液涂敷到金属衬底和网络结构。然后借助于将金属有机先质加热到其分解点以上的温度(亦即,最好是225-475℃),或者,在MOD制备的陶瓷的情况下,借助于加热以加速聚合和醇从溶胶-凝胶生成的陶瓷中的蒸发,使先质在氧化气氛中反应即分解,从而形成所需要的陶瓷相。Once the electrical interconnection network 24 and thermal distribution network 26 are affixed to the metal substrate as shown in FIG. In a solution process, the dielectric material 20A forming the dielectric element 20 is applied to the metal substrate and network structure as shown in FIG. 3C. The ceramic precursors can be dissolved in solution using techniques such as sol-gel and/or metal organic decomposition ("MOD"). The sol-gel technique described above utilizes metal alkoxide precursors to polymerize inorganic ceramic networks through alcohol concentration reactions. Relatively viscous precursor solutions can be applied to metal substrates and networks by pouring, spraying, spray-pyrolysis or screen printing precursor formulations into wells defined by removable mounting supports 46 structure. Then, by means of heating the metal-organic precursor to a temperature above its decomposition point (i.e., preferably 225-475 °C), or, in the case of MOD-prepared ceramics, by means of heating to accelerate the polymerization and the removal of the alcohol from the sol - Evaporation in the gel-forming ceramic, allowing the precursor to react or decompose in an oxidizing atmosphere to form the desired ceramic phase.

相对介电常数为10的氧化铝和相对介电常数为3.8的二氧化硅,由于在纯二氧化硅陶瓷元件的情况下能够限制介电损耗,从而使电信号能够以高达1.2-1.5GHz的频率通过电互连网络24传播,而成为最佳的陶瓷相。Alumina with a relative permittivity of 10 and silica with a relative permittivity of 3.8 enable electrical signals to operate at up to 1.2-1.5GHz due to the ability to limit dielectric losses in the case of pure silica ceramic components The frequencies are propagated through the electrical interconnection network 24 to optimal ceramic phases.

可以用不断降低粘度的溶液配料重新涂敷陶瓷先质并重复反应/分解,以填充在一开始制作陶瓷元件之后可能存在的介电质(陶瓷)20A中的空洞。借助于用诸如聚乙烯醇缩甲醛之类的低介电或消除应力的有机配料渗透或浸透陶瓷元件,以形成有机-陶瓷复合介电质,也可以填充这种空洞。聚乙烯醇缩甲醛的介电常数为3,损耗因数为0.02,介电强度(1/8厚度)等于300V/mm。介电常数为2.6而损耗因数为0.027的聚乙烯醇缩丁醛是另一个适合的渗透剂。羧酸盐先质和MOD工艺的采用,是本发明的一个最佳实施例。对于氧化铝陶瓷元件,2-乙基己酸铝(alumina 2-ethylhexanoate)是最佳的金属有机先质,而对于二氧化硅陶瓷元件,2-乙基己酸硅是最佳的金属有机先质。The ceramic precursor can be recoated with a solution formulation of decreasing viscosity and the reaction/decomposition repeated to fill voids in the dielectric (ceramic) 20A that may exist after initial fabrication of the ceramic component. Such voids may also be filled by infiltrating or impregnating the ceramic element with a low dielectric or stress relieving organic compound, such as polyvinyl formal, to form an organic-ceramic composite dielectric. The dielectric constant of polyvinyl formal is 3, the dissipation factor is 0.02, and the dielectric strength (1/8 thickness) is equal to 300V/mm. Polyvinyl butyral, which has a dielectric constant of 2.6 and a dissipation factor of 0.027, is another suitable penetrant. The use of carboxylate precursors and the MOD process is a preferred embodiment of the present invention. For alumina ceramic components, aluminum 2-ethylhexanoate is the best metal-organic precursor, while for silica ceramic components, silicon 2-ethylhexanoate is the best metal-organic precursor. quality.

也可以用将溶液喷涂热解在加热到高于溶解的羧酸盐的起始分解温度(225-375℃)而低于盐的有机配合基完全分解温度(400-475℃)的电路布线板装配件上的方法,来制作有机-陶瓷复合介电材料。在喷涂-热解过程中,羧酸蒸发,淀积下原位分解的蜡状羧酸盐。当电路布线板装配件被加热到恰当的温度时,得到的介电材料是具有不完全分解的有机材料的完全暴燃的氧化物陶瓷基质,从而产生有机-陶瓷介电元件。若淀积的介电质和电路布线装配件不暴露于可能使有机组分急剧地分解的400℃以上的温度,则可保持这一有机-陶瓷复合材料。借助于将诸如聚乙烯醇缩丁醛之类的低挥发性树脂,和/或与聚乙烯醇缩丁醛一致的高温粘合剂,添加到羧酸盐(“MOD”)溶液中,可以提高这些喷涂-热解的有机-陶瓷复合介电质中的有机含量。聚乙烯醇缩丁醛通常在450℃以上的温度下分解,并且附着到通过225-375℃温度下淀积的部分分解的羧酸盐基质上。It can also be used to spray the solution and pyrolyze the circuit wiring board heated to a temperature higher than the initial decomposition temperature of the dissolved carboxylate (225-375°C) and lower than the complete decomposition temperature (400-475°C) of the organic ligand of the salt assembly method to fabricate organic-ceramic composite dielectric materials. During the spray-pyrolysis process, the carboxylic acid evaporates, depositing a waxy carboxylate that decomposes in situ. When the circuit wiring board assembly is heated to the proper temperature, the resulting dielectric material is a fully deflagrated oxide ceramic matrix with incompletely decomposed organic material, resulting in an organo-ceramic dielectric element. This organo-ceramic composite can be maintained if the deposited dielectric and circuit wiring assembly are not exposed to temperatures above 400°C which could drastically decompose the organic components. By adding a low volatility resin such as polyvinyl butyral, and/or a high temperature binder consistent with polyvinyl butyral, to the carboxylate ("MOD") solution, improved Organic content in these sprayed-pyrolyzed organic-ceramic composite dielectrics. Polyvinyl butyral typically decomposes at temperatures above 450°C and adheres to the partially decomposed carboxylate matrix deposited by deposition at temperatures of 225-375°C.

介电材料20A一旦形成完全包裹电互连网络24和埋置于其中的热分布网络26,就对其表面进行粗磨以制备微观粗糙表面,亦即平均表面粗糙度大于35微米。如图3D所示,包含底部金属元件32和介电元件20B的其内部可能不需要任何电互连和热分布网络的相似地制备的金属-陶瓷复合物的陶瓷面的主表面,被键合到介电元件20A。通过低熔点氧化物玻璃66(诸如二氧化硅-硼酸盐、二氧化硅-磷酸盐、或氧化铝-二氧化硅-磷酸盐或氧化铝-二氧化硅-硼酸盐相)或聚合物粘合剂,来实现这一点。在玻璃相软化点以上的温度下,将低熔点键合剂涂敷到介电元件20A和/或20B,将二个复合物压到一起,介电质面对着介电质面,并将受压体冷却到玻璃的软化点以下。也可以用适当的聚合物代替低熔点玻璃,将二个介电元件20A和20B彼此粘合。倘若用有机粘合剂来键合复合物,则必须能够抗用来粉碎安装支持件46的可清除部分的可清除材料48的溶剂。因此,推荐使用在提高的温度下表现出色粘附性并能够抗溶剂的交联乙炔基端接的聚亚芳基乙醚。Once the dielectric material 20A is formed to completely encase the electrical interconnection network 24 and the heat distribution network 26 embedded therein, its surface is rough ground to produce a microscopically rough surface, ie, an average surface roughness greater than 35 microns. As shown in FIG. 3D , the major surface of the ceramic face of a similarly prepared metal-ceramic composite, which may not require any electrical interconnection and thermal distribution network inside, comprising the bottom metal element 32 and the dielectric element 20B, is bonded. to the dielectric element 20A. Through low melting point oxide glass 66 (such as silica-borate, silica-phosphate, or alumina-silica-phosphate or alumina-silica-borate phases) or polymer adhesive, to achieve this. At a temperature above the softening point of the glass phase, a low melting point bonding agent is applied to dielectric elements 20A and/or 20B, the two composites are pressed together, dielectric side to dielectric side, and the The compact cools below the softening point of the glass. It is also possible to bond the two dielectric members 20A and 20B to each other by using a suitable polymer instead of the low-melting glass. If an organic adhesive is used to bond the composite, it must be resistant to the solvents used to crush the removable material 48 of the removable portion of the mounting support 46 . Therefore, the use of cross-linked ethynyl-terminated poly(arylene ethers) that exhibit excellent adhesion at elevated temperatures and are resistant to solvents is recommended.

一旦如图3E所示制作了整个复合物,就借助于对顶部金属元件12和底部金属元件32的那些减薄了的部分进行腐蚀,来清除不构成成品布线板部分的其余区域42。部分完成的复合物必须设计并构造成一旦顶部金属元件12和底部金属元件32的其余区域分别被粉碎,就暴露安装支持件46的可清除材料48。然后粉碎安装支持件46的可清除材料部分48,以得到图3E所示的具有内部铜布线电互连和热分布网络的成品复合电路布线板。Once the entire composite is fabricated as shown in FIG. 3E, the remaining areas 42 which do not form part of the finished wiring board are removed by etching those thinned portions of the top metal element 12 and bottom metal element 32. The partially completed composite must be designed and constructed to expose the removable material 48 of the mounting support 46 once the remaining areas of the top metal element 12 and bottom metal element 32, respectively, have been comminuted. The removable material portion 48 of the mounting support 46 is then shredded to obtain the finished composite circuit wiring board with internal copper wiring electrical interconnections and a thermal distribution network as shown in FIG. 3E.

在本发明的又一个实施例中,至少一个内部隔直流电容器,最好是固态即陶瓷电容器(单独指定为电容器60A和60B),将电互连网络24中的至少一个导电布线50连接于地电位。选择内部隔直流电容器60A和B的电容,以便降低任何不需要的寄生电信号(噪声)并改善通过SIC与CWB外面的任何输入/输出信号驱动器(未示出)之间的电互连网络24行进的电信号的信噪比。图4B示出了内部隔直流电容器的接入,其中与金属元件12相对的其上置有SIC的金属元件32,被构造成起地电位作用。In yet another embodiment of the present invention, at least one internal DC blocking capacitor, preferably a solid state or ceramic capacitor (designated individually as capacitors 60A and 60B), connects at least one conductive trace 50 in electrical interconnection network 24 to ground. potential. The capacitance of the internal DC blocking capacitors 60A and B is chosen to reduce any unwanted spurious electrical signals (noise) and improve the electrical interconnection network 24 between the SIC and any input/output signal drivers (not shown) outside the CWB The signal-to-noise ratio of the traveling electrical signal. FIG. 4B shows the connection of the internal DC blocking capacitor, wherein the metal element 32 on which the SIC is placed, which is opposite to the metal element 12, is configured to act as a ground potential.

借助于在涂敷要包裹内部隔直流电容器60A的那部分介电元件20之前,将内部隔直流电容器60A固定在金属元件32上,可以将内部隔直流电容器60A埋置在介电元件20中。借助于在位于内部隔直流电容器60A上方的介电质元件20中制作通孔62,并用诸如焊料或金属胶之类的也与至少一个导电布线50电接触的导电物质64填充通孔62,可以将电容器60A电连接到电互连网络24中的至少一个导电布线50。Internal blocking capacitor 60A can be embedded in dielectric element 20 by affixing internal blocking capacitor 60A to metal element 32 prior to coating the portion of dielectric element 20 that encloses internal blocking capacitor 60A. By means of making a via 62 in the dielectric element 20 above the internal DC blocking capacitor 60A, and filling the via 62 with a conductive substance 64 such as solder or metal glue that is also in electrical contact with the at least one conductive wiring 50, it is possible to Capacitor 60A is electrically connected to at least one conductive wire 50 in electrical interconnection network 24 .

利用本发明,有可能将内部隔直流电容器60B安置在安装支持件54中保留成CWB的一个永久附件。正如电容器60A一样,具有导电物质64的通孔62也与至少一个导电布线50电接触。电容器60B被用来将SIC通过电互连网络24电连接到CWB外面的输入/输出信号驱动器。在图4B中也示出了本发明的这一最佳实施例。能够用于本发明的隔直流电容器的例子可以是但不局限于陶瓷电容器,最好是多层陶瓷电容器。Utilizing the present invention, it is possible to house the internal DC blocking capacitor 60B in the mounting support 54 remaining as a permanent attachment to the CWB. Like the capacitor 60A, the via 62 having the conductive substance 64 is also in electrical contact with the at least one conductive wiring 50 . Capacitor 60B is used to electrically connect the SIC through electrical interconnection network 24 to the input/output signal drivers outside the CWB. This preferred embodiment of the invention is also shown in Figure 4B. Examples of DC blocking capacitors that can be used in the present invention may be, but are not limited to, ceramic capacitors, preferably multilayer ceramic capacitors.

在介电元件中组合金属布线或管道网络的根本问题涉及到金属与陶瓷介电质组分之间热膨胀系数的巨大失配以及复合物热循环时发生的内应力、破裂或形变。当热膨胀系数为16.5×10-6/℃的铜被埋置在热膨胀系数为0.5×10-6/℃的纯二氧化硅中时,这一问题特别严重。在热膨胀系数为8.8×10-6/℃的氧化铝陶瓷与铜之间的失配没这样严重,问题较小。SIC16产生的热被耗散到电路布线板中。当热分布网络26将此热传送到电路布线板外面的热沉时,会使介电元件发热、膨胀和压缩。Fundamental problems in combining metal wiring or piping networks in dielectric components involve large mismatches in thermal expansion coefficients between the metal and ceramic dielectric components and internal stresses, cracks, or deformations that occur when the composite is thermally cycled. This problem is particularly serious when copper with a thermal expansion coefficient of 16.5×10 -6 /°C is embedded in pure silicon dioxide with a thermal expansion coefficient of 0.5×10 -6 /°C. The mismatch between alumina ceramics with a coefficient of thermal expansion of 8.8×10 -6 /°C and copper is not as serious and the problem is less. The heat generated by the SIC16 is dissipated into the circuit wiring board. As the heat distribution network 26 transfers this heat to heat sinks on the outside of the circuit wiring board, it causes the dielectric elements to heat, expand and compress.

在本发明中使用了二种方法来减轻应力对陶瓷元件和埋置的网络结构的有害影响。第一是将埋置网络结构设计中的曲线置于尖锐边沿结构引发的高应力点。当网络结构被设计成曲线而不是图5A和5B所示的尖角形L连接和T连接时,应力更均匀地分布在圆弧上,而不会在网络的尖锐点处建立强的压力。网络连接的最佳曲率半径,甚至用来形成这些网络的铜布线或热沉的具体截面形状,依赖于SIC所施加的热负载,并可以由诸如有限元方法的计算机模拟方法技术领域的任何熟练人员推导出来。第二,借助于如图3A所示,用诸如分解温度高于430℃的聚乙烯醇缩甲醛之类的部分包含高温粘合剂的有机树脂56涂敷形成电互连网络24的(铜)金属布线和形成热耗散网络26的热管道28,也降低了压应力。可以用在预制的网络被固定到顶部金属元件12和/或安装支持件46之前,将其浸入树脂浴槽中的方法,来涂敷树脂。在本发明中,最好是用“pultrusion”方法来涂敷有机树脂,从而在装配到金属片衬底表面上的电互连网络24中时,金属布线元件被拉过涂敷树脂的涂敷模具。树脂的高分解温度使树脂能够占据网络元件的紧邻空间。在低于树脂分解的温度下,陶瓷元件被制作并硬化到有机树脂的表面。“软”的有机树脂可以留下作为适应金属网络元件与陶瓷元件之间的不均匀横向位移的缓冲层。Two approaches are used in the present invention to mitigate the detrimental effects of stress on the ceramic elements and embedded network structures. The first is to place the curves in the design of the embedded network structure at points of high stress induced by the sharp edge structure. When the network structure is designed as curved lines instead of the sharp-angled L-joints and T-joints shown in Figures 5A and 5B, the stress is more evenly distributed on the circular arcs without building up strong stress at the sharp points of the network. The optimal radii of curvature of the network connections, and even the specific cross-sectional shape of the copper traces or heat sinks used to form these networks, depend on the thermal load imposed by the SIC and can be determined by anyone skilled in the art by computer simulation methods such as the finite element method. personnel derived. Second, as shown in FIG. 3A, the (copper) forming the electrical interconnection network 24 is coated with an organic resin 56 that partially contains a high-temperature adhesive, such as polyvinyl formal whose decomposition temperature is higher than 430° C. Metal wiring and heat pipes 28 forming a heat dissipation network 26 also reduce compressive stress. The resin can be applied by immersing the prefabricated network in a resin bath before it is secured to the top metal element 12 and/or mounting support 46 . In the present invention, the organic resin is preferably applied by a "pultrusion" method so that when assembled into the electrical interconnection network 24 on the surface of the sheet metal substrate, the metal wiring elements are pulled through the application of the applied resin mold. The high decomposition temperature of the resin enables the resin to occupy the immediate space of the network elements. Ceramic components are fabricated and hardened to the surface of the organic resin at temperatures below the temperature at which the resin decomposes. The "soft" organic resin can be left as a buffer layer to accommodate uneven lateral displacement between the metal network elements and the ceramic elements.

涂敷的树脂化合物若要保留为复合物的组成部分,则必须能抗用来粉碎安装支持件46中的可清除材料48的溶剂。作为变通,借助于在氧化气氛中将复合物加热到超过其热分解温度,或借助于将其溶解在适当的分散剂中,也可以清除树脂。一旦树脂被清除,在硬化的陶瓷元件与金属布线和/或热沉之间就产生空洞空间。此空洞空间使网络元件在金属网络元件膨胀或收缩得比周围的介电元件更大时,能够相对于周围介电元件滑移。空洞空间的深度,因而也是有机树脂涂层的厚度,取决于给定SIC的最高工作循环过程中金属网络元件与周围介电质之间可能需要的相对作用程度。The applied resin compound must be resistant to the solvents used to pulverize the removable material 48 in the mounting support 46 if it is to remain an integral part of the composite. Alternatively, the resin can also be removed by heating the compound above its thermal decomposition temperature in an oxidizing atmosphere, or by dissolving it in a suitable dispersant. Once the resin is removed, a void space is created between the hardened ceramic component and the metal wiring and/or heat sink. This void space allows the network element to slip relative to the surrounding dielectric elements when the metal network element expands or contracts more than the surrounding dielectric elements. The depth of the void space, and thus the thickness of the organic resin coating, depends on the degree of relative interaction that may be required between the metal network elements and the surrounding dielectric during the highest duty cycle for a given SIC.

虽然对于各种实施例已经描述了本发明,但应当理解的是,在所附权利要求的构思与范围内,本发明也能够有各种各样的进一步的和其它的实施例。While the invention has been described with respect to various embodiments, it will be understood that the invention is also capable of various further and other embodiments within the spirit and scope of the appended claims.

Claims (48)

1.一种处理来自至少一个半导体器件的电和热的传导的复合结构,它包含:1. A composite structure for handling conduction of electricity and heat from at least one semiconductor device, comprising: 具有至少一个形成电网络一部分的导电体和至少一个形成热网络一部分的导热体的复合物,所述导电体键合于电绝缘的介电元件,而所述介电元件包围电网络和热网络;Composite having at least one electrical conductor forming part of an electrical network and at least one thermal conductor forming part of a thermal network, said electrical conductor being bonded to an electrically insulating dielectric element which surrounds both the electrical and thermal network ; 从而所形成的所述导电体和导热体以及电网络和热网络被安排在所述介电元件中,彼此电隔离;以及Said electrical and thermal conductors and electrical and thermal networks thus formed are arranged in said dielectric element, electrically isolated from each other; and 整个结构被构造和安排成能够将热从电网络和半导体器件传送到和传送通过热网络。The entire structure is constructed and arranged to transfer heat from the electrical network and semiconductor devices to and through the thermal network. 2.权利要求1所述的复合结构,借助于在不足以对所述电网络和所述热网络的结构完整性造成不利影响的温度下原位制作围绕所述电网络和所述热网络的介电质而制成。2. The composite structure of claim 1 , by means of in situ fabrication of said electrical network and said thermal network surrounding said electrical network and said thermal network at temperatures insufficient to adversely affect the structural integrity of said electrical network and said thermal network. made of dielectric. 3.权利要求2所述的复合结构,其中所述介电元件通过在低于475℃下形成的共价键合而键合到所述至少一个导电体。3. The composite structure of claim 2, wherein the dielectric element is bonded to the at least one electrical conductor by a covalent bond formed below 475°C. 4.权利要求2所述的复合结构,其中所述陶瓷元件通过在低于475℃下形成的共价键合而键合到所述至少一个导电体和导热体以及这样形成的网络。4. The composite structure of claim 2, wherein the ceramic element is bonded to the at least one electrical and thermal conductor and the network so formed by covalent bonding formed below 475°C. 5.权利要求3所述的复合结构,其中所述电网络和热网络由涂敷有在高于475℃下分解的有机树脂的元件构成。5. The composite structure of claim 3, wherein the electrical and thermal networks consist of elements coated with an organic resin that decomposes above 475°C. 6.权利要求1所述的复合结构,其中所述电网络由多个互连的导电布线区段构成,部分所述布线区段通过所述介电元件的主表面伸出,以便电连接到至少一个半导体器件。6. The composite structure of claim 1, wherein said electrical network is formed of a plurality of interconnected conductive wiring segments, some of which protrude through the major surface of said dielectric element for electrical connection to at least one semiconductor device. 7.权利要求1所述的复合结构,还包含所述介电元件外面的可连接到所述热网络用来为所述热分布网络提供热容器的装置。7. The composite structure of claim 1, further comprising means external to said dielectric element connectable to said thermal network for providing a thermal capacitor for said heat distribution network. 8.权利要求1所述的复合结构,还包含用来将所述电网络电连接到至少一个半导体器件的额外导电元件。8. The composite structure of claim 1, further comprising additional conductive elements for electrically connecting the electrical network to at least one semiconductor device. 9.权利要求1所述的复合结构,还包含至少一个埋置在所述介电元件中且电连接在所述电网络与另一个导电体之间的电容器。9. The composite structure of claim 1, further comprising at least one capacitor embedded in said dielectric element and electrically connected between said electrical network and another electrical conductor. 10.权利要求1所述的复合结构,其中所述电网络和热网络由曲线元件构成。10. The composite structure of claim 1, wherein the electrical and thermal networks are comprised of curvilinear elements. 11.权利要求1所述的复合结构,还包含支持结构,且所述电网络和热网络被固定到所述支持结构。11. The composite structure of claim 1, further comprising a support structure, and the electrical and thermal networks are secured to the support structure. 12.权利要求11所述的复合结构,其中所述支持结构包括用于所述热网络的热容器。12. The composite structure of claim 11, wherein the support structure includes a thermal capacitor for the thermal network. 13.权利要求1所述的复合结构,其中所述热网络由至少一个热沉构成,部分所述热沉可被连接到所述至少一个导电体。13. The composite structure of claim 1, wherein said thermal network is comprised of at least one heat sink, a portion of said heat sink being connectable to said at least one electrical conductor. 14.权利要求1所述的复合结构,其中至少一个半导体器件与所述至少一个导电体组合。14. The composite structure of claim 1, wherein at least one semiconductor device is combined with the at least one electrical conductor. 15.权利要求1所述的复合结构,其中至少一个半导体器件与所述至少一个导电体和导热体组合。15. The composite structure of claim 1, wherein at least one semiconductor device is combined with the at least one electrical and thermal conductor. 16.权利要求1所述的复合结构,其中所述介电元件是陶瓷。16. The composite structure of claim 1, wherein the dielectric element is a ceramic. 17.权利要求1所述的复合结构,其中所述介电元件是有机-陶瓷。17. The composite structure of claim 1, wherein the dielectric element is an organo-ceramic. 18.一种用于至少一个半导体器件的复合结构,它包含:18. A composite structure for at least one semiconductor device comprising: 用来提供电传导的装置,所述电传导装置具有外主表面和内主表面;means for providing electrical conduction, the electrical conduction means having an outer major surface and an inner major surface; 所述电传导装置的所述外主表面能够具有至少一个与其电连接的安装于其上的半导体器件,said outer main surface of said electrically conducting means can have at least one semiconductor device mounted thereon electrically connected thereto, 用来提供电绝缘的装置,所述电绝缘装置具有键合于所述传导装置的所述内主表面的主表面;means for providing electrical isolation, said electrical isolation means having a major surface bonded to said inner major surface of said conductive means; 由至少一个埋置在所述电绝缘装置中的导电布线区段构成的导电网络,所述至少一个布线区段被电连接到所述电传导装置;以及a conductive network consisting of at least one conductive wiring segment embedded in said electrically insulating means, said at least one wiring segment being electrically connected to said electrically conducting means; and 用来提供热分布的装置,所述热分布装置埋置在所述电绝缘装置中,且电隔离于所述传导装置和所述导电网络,所述热分布装置能够有效地耗散在至少一个半导体器件的工作过程中产生的热。means for providing heat distribution embedded within said electrically insulating means and electrically isolated from said conducting means and said conducting network, said heat distributing means being capable of being effectively dissipated in at least one Heat generated during the operation of semiconductor devices. 19.权利要求18所述的复合布线结构,其中所述导电网络由多个互连导电布线区段构成,部分所述布线区段通过所述电隔离装置的所述主表面伸出,以便与至少一个半导体器件电连接。19. The composite wiring structure of claim 18, wherein said conductive network is formed of a plurality of interconnected conductive wiring segments, a portion of said wiring segments protruding through said major surface of said electrical isolating means so as to communicate with At least one semiconductor device is electrically connected. 20.权利要求19所述的复合结构,还包含至少一个埋置于所述电绝缘装置中并电连接在所述导电网络和导电元件之间的电容器。20. The composite structure of claim 19, further comprising at least one capacitor embedded in said electrically insulating means and electrically connected between said conductive network and a conductive element. 21.权利要求19所述的复合结构,其中所述电绝缘装置是陶瓷,且被键合到所述导电装置。21. The composite structure of claim 19, wherein the electrically insulating means is ceramic and is bonded to the electrically conductive means. 22.权利要求19所述的复合结构,其中所述电绝缘装置是有机-陶瓷,且被键合到所述导电装置。22. The composite structure of claim 19, wherein the electrically insulating means is an organo-ceramic and is bonded to the electrically conductive means. 23.权利要求19所述的复合结构,还包含所述电绝缘装置外面的可连接到所述热分布装置用来为所述热分布装置提供热容器的装置。23. The composite structure of claim 19, further comprising means external to said electrical insulation means connectable to said heat distribution means for providing a thermal capacitor for said heat distribution means. 24.权利要求19所述的复合结构,其中所述导电网络和热分布装置由曲线元件构成。24. The composite structure of claim 19, wherein the conductive network and heat distribution means are comprised of curvilinear elements. 25.权利要求24所述的复合结构,其中导电网络和热分布装置由涂敷有在高于475℃下分解的有机树脂的元件构成。25. A composite structure as claimed in claim 24, wherein the conductive network and heat distribution means consist of elements coated with an organic resin which decomposes above 475°C. 26.权利要求25所述的复合结构,还包含支持结构,且所述热分布装置被固定到所述支持结构。26. The composite structure of claim 25, further comprising a support structure, and the heat distribution device is secured to the support structure. 27.权利要求26所述的复合结构,其中所述支持结构包括所述热分布装置的热容器。27. The composite structure of claim 26, wherein the support structure comprises a thermal capacitor of the heat distribution device. 28.权利要求18所述的复合结构,其中所述电绝缘装置是陶瓷,并通过在低于475℃下形成的共价键合而键合到所述导电装置。28. The composite structure of claim 18, wherein the electrically insulating means is ceramic and is bonded to the electrically conductive means by a covalent bond formed below 475°C. 29.权利要求20所述的复合结构,其中所述电绝缘装置是有机-陶瓷,并通过在低于475℃下形成的共价键合而键合到所述导电装置。29. The composite structure of claim 20, wherein the electrically insulating means is an organo-ceramic, and is bonded to the electrically conducting means by a covalent bond formed below 475°C. 30.权利要求29所述的复合结构,其中所述热分布装置由至少一个热沉构成,部分所述热沉可被连接到至少一个半导体器件。30. The composite structure of claim 29, wherein said heat distribution means is constituted by at least one heat sink, a portion of said heat sink being connectable to at least one semiconductor device. 31.权利要求18所述的复合结构,其中至少一个半导体器件与所述导电装置组合。31. The composite structure of claim 18, wherein at least one semiconductor device is combined with said conductive means. 32.权利要求16所述的复合结构,其中至少一个半导体器件与所述导电装置和所述热分布装置组合。32. The composite structure of claim 16, wherein at least one semiconductor device is combined with said conductive means and said heat distribution means. 33.一种用在至少一个半导体器件上的复合结构的构造方法,它包含下列步骤:33. A method of constructing a composite structure for at least one semiconductor device, comprising the steps of: 提供至少一个导电体以形成部分电网络;providing at least one electrical conductor to form part of the electrical network; 提供至少一个导热体以形成部分热网络;以及providing at least one thermal conductor to form part of the thermal network; and 借助于在所述导电体与所述介电材料之间形成直接共价键合,将介电材料涂敷到所述导电体,所述热网络和所述电网络被所述介电材料包围。applying a dielectric material to the electrical conductor by forming a direct covalent bond between the electrical conductor and the dielectric material, the thermal network and the electrical network being surrounded by the dielectric material . 34.权利要求33所述的复合结构的构造方法,还包含在涂敷所述介电材料的步骤之前提供至少一个所述介电材料中的电容器的步骤,所述至少一个电容器被电连接在所述电网络与导电元件之间。34. The method of construction of a composite structure as claimed in claim 33, further comprising the step of providing at least one capacitor in said dielectric material prior to the step of applying said dielectric material, said at least one capacitor being electrically connected at between the electrical network and the conductive element. 35.权利要求33所述的复合结构的构造方法,还包含提供具有至少一个导电布线区段并使所述电网络与所述热网络电绝缘的步骤。35. The method of construction of a composite structure as recited in claim 33, further comprising the step of providing at least one electrically conductive wiring segment and electrically isolating said electrical network from said thermal network. 36.权利要求33所述的复合结构的构造方法,还包含在涂敷所述介电材料之前将所述热网络固定到安装支持件上的步骤。36. A method of constructing a composite structure as recited in claim 33, further comprising the step of securing said thermal network to a mounting support prior to applying said dielectric material. 37.权利要求33所述的复合结构的构造方法,还包含选择性地清除所述导电体的部分主表面以确定至少一个用来在其上安装半导体器件的电极区的步骤。37. The method of constructing a composite structure as recited in claim 33, further comprising the step of selectively clearing a portion of a major surface of said electrical conductor to define at least one electrode region for mounting a semiconductor device thereon. 38.权利要求33所述的复合结构的构造方法,其中所述介电材料包含铝基陶瓷。38. The method of construction of a composite structure of claim 33, wherein the dielectric material comprises an aluminum based ceramic. 39.权利要求33所述的复合结构的构造方法,其中所述介电材料包含有机-陶瓷。39. The method of construction of a composite structure of claim 33, wherein the dielectric material comprises an organo-ceramic. 40.权利要求33所述的复合结构的构造方法,还包含借助于喷涂热解含有聚乙烯醇缩丁醛的羧酸先质的溶液而制作复合结构的步骤。40. The method of constructing a composite structure of claim 33, further comprising the step of fabricating the composite structure by spray pyrolysis of a solution containing carboxylic acid precursors containing polyvinyl butyral. 41.权利要求33所述的复合结构的构造方法,其中所述介电材料包含二氧化硅基陶瓷。41. The method of construction of a composite structure of claim 33, wherein the dielectric material comprises a silica-based ceramic. 42.权利要求33所述的复合结构的构造方法,还包含将至少一个半导体器件电连接到所述导电体的步骤。42. A method of constructing a composite structure as claimed in claim 33, further comprising the step of electrically connecting at least one semiconductor device to said electrical conductor. 43.权利要求33所述的复合结构的构造方法,还包含将至少一个半导体器件连接到所述导电体和所述导热体。43. The method of construction of a composite structure of claim 33, further comprising connecting at least one semiconductor device to the electrical conductor and the thermal conductor. 44.权利要求1所述的复合结构,其中所述介电元件包含铝基陶瓷材料。44. The composite structure of claim 1, wherein the dielectric element comprises an aluminum-based ceramic material. 45.权利要求1所述的复合布线结构,其中所述介电元件包含二氧化硅基陶瓷材料。45. The composite wiring structure of claim 1, wherein the dielectric element comprises a silica-based ceramic material. 46.一种用在至少一个半导体器件上的复合结构,它包含:46. A composite structure for use on at least one semiconductor device, comprising: 表面上安装有至少一个半导体器件的用于与其电连接的第一导电元件,a first conductive element having at least one semiconductor device mounted on its surface for electrical connection thereto, 介电元件,所述介电元件具有键合于所述第一导电元件的主表面;a dielectric element having a major surface bonded to the first conductive element; 由至少一个埋置在所述陶瓷元件中的导电布线区段构成的导电网络,所述至少一个布线区段被电连接到所述第一导电元件;a conductive network consisting of at least one conductive wiring segment embedded in said ceramic element, said at least one wiring segment being electrically connected to said first conductive element; 埋置在所述陶瓷元件中且电隔离于所述导电网络的热分布网络,所述热分布网络能够有效地耗散半导体器件工作过程中产生的热;以及a heat distribution network embedded in the ceramic element and electrically isolated from the conductive network, the heat distribution network is capable of effectively dissipating heat generated during operation of the semiconductor device; and 第二导电元件,所述第二导电元件在其与所述第一导电元件相反的一侧上键合于所述介电元件。A second conductive element bonded to the dielectric element on a side thereof opposite the first conductive element. 47.权利要求46所述的复合结构,其中所述介电元件是陶瓷。47. The composite structure of claim 46, wherein the dielectric element is ceramic. 48.权利要求46所述的复合结构,其中所述介电元件是有机-陶瓷。48. The composite structure of claim 46, wherein the dielectric element is an organo-ceramic.
CN97181620A 1996-12-30 1997-12-29 Ceramic substrate with composite wiring structure and manufacturing method thereof Expired - Fee Related CN1112838C (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US3398396P 1996-12-30 1996-12-30
US60/033,983 1996-12-30

Publications (2)

Publication Number Publication Date
CN1245629A true CN1245629A (en) 2000-02-23
CN1112838C CN1112838C (en) 2003-06-25

Family

ID=21873603

Family Applications (1)

Application Number Title Priority Date Filing Date
CN97181620A Expired - Fee Related CN1112838C (en) 1996-12-30 1997-12-29 Ceramic substrate with composite wiring structure and manufacturing method thereof

Country Status (5)

Country Link
EP (1) EP0948879A4 (en)
JP (1) JP2001507867A (en)
CN (1) CN1112838C (en)
CA (1) CA2275972A1 (en)
WO (1) WO1998030072A1 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102314526A (en) * 2010-07-02 2012-01-11 中国科学院微电子研究所 Method for optimizing heat distribution of integrated circuit layout
CN102867794A (en) * 2011-07-04 2013-01-09 丰田自动车株式会社 Semiconductor module
CN102017135B (en) * 2008-04-28 2014-08-06 罗伯特·博世有限公司 Substrate-mounted circuit module comprising components in a plurality of contact planes

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6346743B1 (en) * 2000-06-30 2002-02-12 Intel Corp. Embedded capacitor assembly in a package
US6841857B2 (en) * 2001-07-18 2005-01-11 Infineon Technologies Ag Electronic component having a semiconductor chip, system carrier, and methods for producing the electronic component and the semiconductor chip
CN102210844B (en) * 2010-04-07 2012-10-31 北京亚东生物制药有限公司 A traditional Chinese medicine composition for treating chronic hepatitis and its preparation method
CN111328189A (en) * 2020-03-17 2020-06-23 万安裕维电子有限公司 Salt mist resistant PCB

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3676292A (en) * 1970-10-07 1972-07-11 Olin Corp Composites of glass-ceramic-to-metal,seals and method of making same
JPS6028296A (en) * 1983-07-27 1985-02-13 株式会社日立製作所 Ceramic multilayer printed circuit board
JPH02501179A (en) * 1988-02-29 1990-04-19 ディジタル イクイプメント コーポレーション System for aligning leads in ceramic integrated circuit packages
US5336532A (en) * 1989-02-21 1994-08-09 Dow Corning Corporation Low temperature process for the formation of ceramic coatings
US5113315A (en) * 1990-08-07 1992-05-12 Cirqon Technologies Corporation Heat-conductive metal ceramic composite material panel system for improved heat dissipation
JP3026465B2 (en) * 1992-03-10 2000-03-27 株式会社日立製作所 Ceramic thin film hybrid wiring board and manufacturing method
US5506755A (en) * 1992-03-11 1996-04-09 Kabushiki Kaisha Toshiba Multi-layer substrate
DE4222474A1 (en) * 1992-07-09 1994-01-13 Bosch Gmbh Robert Assembly unit for multi-layer hybrid with power components
US5444298A (en) * 1993-02-04 1995-08-22 Intel Corporation Voltage converting integrated circuit package
JPH06255019A (en) * 1993-03-08 1994-09-13 Hitachi Ltd Ceramic composite laminated sheet and production of multilayer wiring board used therewith

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102017135B (en) * 2008-04-28 2014-08-06 罗伯特·博世有限公司 Substrate-mounted circuit module comprising components in a plurality of contact planes
CN102314526A (en) * 2010-07-02 2012-01-11 中国科学院微电子研究所 Method for optimizing heat distribution of integrated circuit layout
CN102314526B (en) * 2010-07-02 2013-09-25 中国科学院微电子研究所 Method for optimizing heat distribution of integrated circuit layout
CN102867794A (en) * 2011-07-04 2013-01-09 丰田自动车株式会社 Semiconductor module
CN102867794B (en) * 2011-07-04 2015-06-03 丰田自动车株式会社 Semiconductor module

Also Published As

Publication number Publication date
EP0948879A4 (en) 2003-08-27
EP0948879A1 (en) 1999-10-13
CA2275972A1 (en) 1998-07-09
WO1998030072A1 (en) 1998-07-09
CN1112838C (en) 2003-06-25
JP2001507867A (en) 2001-06-12

Similar Documents

Publication Publication Date Title
US6323549B1 (en) Ceramic composite wiring structures for semiconductor devices and method of manufacture
CN1045865C (en) Fastening base board
EP0332561B1 (en) Low Dielectric composite substrate
US6689471B2 (en) Thermal management device and method of making such a device
CN1041150C (en) Large ceramic article and method of manufacturing
US20070013051A1 (en) Multichip circuit module and method for the production thereof
JP4843221B2 (en) Method for filling vias in a silicon substrate
CN1112838C (en) Ceramic substrate with composite wiring structure and manufacturing method thereof
US5139851A (en) Low dielectric composite substrate
US5139852A (en) Low dielectric composite substrate
WO1998030072A9 (en) Ceramic composite wiring structures for semiconductor devices and method of manufacture
US6888218B2 (en) Embedded capacitor multi-chip modules
JP2001015872A (en) Wiring board insulating sheet and manufacture of wiring board using the same
CN221708705U (en) Three-dimensional integrated packaging substrate structure with heightened metal cladding structural member
CN1604319A (en) Interconnection of chip-sandwich device and manufacturing method thereof
CN221708704U (en) Three-dimensional integrated packaging substrate structure with metal cladding structural member
Balde Multichip packaging and the need for new materials
US20040108058A1 (en) Lamination process of packaging substrate
CN1430276A (en) Thin high-frequency module of less damaged IC chip
CN1209801C (en) Manufacturing method of cooling plate with function of ground reference potential used in plastic packaging of heat-dissipating chips
CN2550901Y (en) Flip Chip Package Structure
JP3297576B2 (en) Wiring board and method of manufacturing the same
JP3297575B2 (en) Wiring board and method of manufacturing the same

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
C17 Cessation of patent right
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20030625

Termination date: 20101229