CN1194376C - Microprobe Fabrication Method - Google Patents
Microprobe Fabrication Method Download PDFInfo
- Publication number
- CN1194376C CN1194376C CNB021034982A CN02103498A CN1194376C CN 1194376 C CN1194376 C CN 1194376C CN B021034982 A CNB021034982 A CN B021034982A CN 02103498 A CN02103498 A CN 02103498A CN 1194376 C CN1194376 C CN 1194376C
- Authority
- CN
- China
- Prior art keywords
- mentioned
- conductive layer
- etching
- contact hole
- oxide layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000000034 method Methods 0.000 title claims abstract description 20
- 238000004519 manufacturing process Methods 0.000 title claims abstract description 16
- 238000005530 etching Methods 0.000 claims abstract description 36
- 239000000758 substrate Substances 0.000 claims abstract description 29
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims abstract description 24
- 229910052710 silicon Inorganic materials 0.000 claims abstract description 24
- 239000010703 silicon Substances 0.000 claims abstract description 24
- 229910052782 aluminium Inorganic materials 0.000 claims description 5
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 claims description 5
- 238000001312 dry etching Methods 0.000 claims description 5
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 claims description 4
- 229910052721 tungsten Inorganic materials 0.000 claims description 4
- 239000010937 tungsten Substances 0.000 claims description 4
- 239000000463 material Substances 0.000 claims description 3
- 230000008719 thickening Effects 0.000 claims 2
- 239000004411 aluminium Substances 0.000 claims 1
- 230000015572 biosynthetic process Effects 0.000 claims 1
- 239000004020 conductor Substances 0.000 description 11
- 229920002120 photoresistant polymer Polymers 0.000 description 11
- 238000001514 detection method Methods 0.000 description 6
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 4
- 238000005516 engineering process Methods 0.000 description 4
- 239000000523 sample Substances 0.000 description 4
- 238000005259 measurement Methods 0.000 description 3
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 3
- 229910052814 silicon oxide Inorganic materials 0.000 description 3
- 229910052581 Si3N4 Inorganic materials 0.000 description 2
- 239000011248 coating agent Substances 0.000 description 2
- 238000000576 coating method Methods 0.000 description 2
- 238000011161 development Methods 0.000 description 2
- 230000005484 gravity Effects 0.000 description 2
- 238000001459 lithography Methods 0.000 description 2
- 229910052751 metal Inorganic materials 0.000 description 2
- 239000002184 metal Substances 0.000 description 2
- 238000001020 plasma etching Methods 0.000 description 2
- 229920005591 polysilicon Polymers 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 2
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 description 1
- 229910052739 hydrogen Inorganic materials 0.000 description 1
- 239000001257 hydrogen Substances 0.000 description 1
- 238000003780 insertion Methods 0.000 description 1
- 230000037431 insertion Effects 0.000 description 1
- 150000002739 metals Chemical class 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000007665 sagging Methods 0.000 description 1
- 239000004576 sand Substances 0.000 description 1
- RMAQACBXLXPBSY-UHFFFAOYSA-N silicic acid Chemical compound O[Si](O)(O)O RMAQACBXLXPBSY-UHFFFAOYSA-N 0.000 description 1
Images
Landscapes
- Weting (AREA)
Abstract
Description
技术领域technical field
本发明是有关于一种微探针的制造方法。The invention relates to a manufacturing method of a microprobe.
技术背景technical background
随着半导体电路的渐渐微小化,目前使用的探针过于粗大,在探测一个小接点(0.5um)时,会有很大的问题产生。如图1中所示为一传统微探针装置的架构,其中微探针的针头部分71是连接一个连接部72至一基座73,上述基座与一探测系统74耦接;上述探测系统74是透过可上下左右移动的上述基座,将上述微探针的针头部分门接触到晶圆上的线路,进行电性量测产生的结果,可得知该晶圆上的组件是否正常,但是由于随着半导体电路的渐渐微小化,上述微探针的针头部分71已经不大能符合需求,所以,很多人花费相当多的时间,去制造一个合适的微探针,但是到目前为止,尚没有有效的方法来制造微探针。With the gradual miniaturization of semiconductor circuits, the currently used probes are too thick, and there will be serious problems when probing a small contact (0.5um). As shown in Figure 1, it is the structure of a traditional microprobe device, wherein the
发明内容Contents of the invention
有鉴于此,本发明的一个目的,是提供一个微探针的制造方法,可以有效地制造一尺寸相当小的微探针,步骤包括:首先,形成一氧化层于具有一第一表面以及一第二表面的一矽基板的上述第一表面上,然后,形成一第一接触孔及一第二接触孔于上述氧化层中,其中上述第二接触孔小于第一接触孔,再形成一导电层于上述第一接触孔、第二接触孔及整个表面上,最后,使用一夹具夹住该基板,以上述夹具当作蚀刻掩膜,对上述矽基板的上述第二表面进行蚀刻,直到露出上述导电层,以得到一个微探针的结构。In view of this, an object of the present invention is to provide a method of manufacturing a microprobe, which can effectively manufacture a microprobe with a relatively small size. The steps include: first, forming an oxide layer on a surface having a first surface and a On the above-mentioned first surface of a silicon substrate on the second surface, then, form a first contact hole and a second contact hole in the above-mentioned oxide layer, wherein the above-mentioned second contact hole is smaller than the first contact hole, and then form a conductive Layer on the above-mentioned first contact hole, second contact hole and the entire surface. Finally, use a jig to clamp the substrate, and use the above-mentioned jig as an etching mask to etch the above-mentioned second surface of the above-mentioned silicon substrate until it is exposed. above the conductive layer to obtain a microprobe structure.
通过本发明的方法,可以制造出适用于0.5um以下撩接点的探针,而且可以将它与微机械成功地连接,以进行探测的功能。Through the method of the present invention, a probe suitable for a contact point below 0.5um can be manufactured, and it can be successfully connected with a micromachine to perform the detection function.
附图说明Description of drawings
图1是显示本发明第一实施例制程剖面图。FIG. 1 is a cross-sectional view showing the manufacturing process of the first embodiment of the present invention.
图2a-图2h是为本发明第一实施例制程剖面图,其中图2d为实施例中导电层的俯视图。2a-2h are sectional views of the manufacturing process of the first embodiment of the present invention, wherein FIG. 2d is a top view of the conductive layer in the embodiment.
图3a-图3i是为本发明第二实施例制程剖面图,其中图3d为实施例中导电层的俯视图。3a-3i are sectional views of the process of the second embodiment of the present invention, wherein FIG. 3d is a top view of the conductive layer in the embodiment.
符号说明Symbol Description
10、310:矽基板;10. 310: silicon substrate;
101、3101:第一表面;101, 3101: first surface;
102、3102:第二表面;102, 3102: second surface;
20、320:氧化层;20, 320: oxide layer;
30a、30b、30c、330a、330b、330c:光阻图案;30a, 30b, 30c, 330a, 330b, 330c: photoresist patterns;
201、3201:第一接触孔;201, 3201: the first contact hole;
202、3202:第二接触孔;202, 3202: second contact hole;
40、340:导电层;40, 340: conductive layer;
401、341:第二导电层;401, 341: the second conductive layer;
50、350:夹具;50, 350: fixture;
401:突出部;401: protrusion;
71:针头部分;71: needle part;
73:基座;73: base;
74:探测系统;74: detection system;
351、352:插塞。351, 352: Plugs.
具体实施方式Detailed ways
以下,结合附图说明本发明的制造微探针的实施例。Hereinafter, an embodiment of manufacturing a microprobe according to the present invention will be described with reference to the drawings.
第一实施例:First embodiment:
首先,参考图2a,形成一氧化层20于具有一第一表面101以及一第二表面102的一矽基板10的上述第一表面101上,举例而言,上述氧化层的厚度大约为1微米的氧化矽、氮化矽或氢氧化矽所构成。接看,参考图2b,利用微影技术进行涂布光阻材料、曝光、显影、烘烤等步骤,以形成接触孔蚀刻用的光阻图案30a、30b及30c,透过上述光阻图案30a、30b及30c当作蚀刻掩膜,蚀刻上述氧化层20形成一第一接触孔201及一第二接触孔202于上述氧化层20中,由于在后续步骤中填入上述第二接触孔202中的导体,将为微探针的针头部分,所以所形成的上述第二接触孔202必须小于上述第一接触孔201,最好为0.13um或更小的蚀刻技术所能达到最小的尺寸。然后,再去除上述光阻掩膜30a、30b及30c。First, referring to FIG. 2a, an
接下来,形成一导电层40于上述第一接触孔201、第二接触孔202及整个表面上,如图2c中所示。另外,如图2e中所示,上述导电层40最好更包括至少一第二导电层401,以逐层由窄变宽的结构形成于上述导电层40之上,其中图2d中为上述导电层410的上视图,以防止最后完成的微探针,由于重力产生下垂的现象,且上述导电层可为铝、钨或其它导电材料所构成。Next, a
然后,如图2f中所示,使用一夹具50夹住该基板10。接着,如图2g、2h中所示,以上述夹具50当作蚀刻掩膜,对上述矽基板10的上述第二表面102进行蚀刻,直到露出上述导电层40。举例而言,使用电浆蚀刻以去除未被夹具50覆盖而露出的砂基板10,如图2g所示。再蚀刻上述氧化层20,直到露出上述导电层40,造成一个凹槽;如图2h中所示,所以上述导电层41就具有一突出部403,以当作微探针的针头部分,如图1中的针头部分71。当然,上述蚀刻步骤更可包括形成一光阻于上述矽基板10的第二表面102之上,用以于后上述蚀刻步骤中当作一蚀刻掩膜。另外,上述夹具50就如同图1中的基座73,可用耦接一探测系统,以便对晶圆上的组件进行电性量测,经由产生的结果便可得知该晶圆上的组件是否正常。Then, the
其中,上述蚀刻矽基板与上述氧化层的步骤,两者都使用干式蚀刻,或矽基板使用干式蚀刻而上述氧化层使用湿式或干式蚀刻皆可。Wherein, in the step of etching the silicon substrate and the above-mentioned oxide layer, both dry etching is used, or the silicon substrate is dry-etched and the above-mentioned oxide layer is wet-etched or dry-etched.
第二实施例:Second embodiment:
首先,参考图3a,形成一氧化层320于具有一第一表面3101以及一第二表面3102的一矽基板310的上述第一表面3101上,其中上述氧化层为氧化矽、氮化矽或氢氧化矽所构成。接着,参考图3b,利用微影技术进行涂布光阻材料、曝光、显影、烘烤等步骤,以形成接触孔蚀刻用的光阻图案330a、330b及330c,透过上述光阻图案330a、330b及330c当作蚀刻掩膜,蚀刻上述氧化层320形成一第一接触孔3201及一第二接触孔3202于上述氧化层320中,由于在后续步骤中填入上述第二接触孔3202中的导体,将为微探针的针头部分,所以所形成的上述第二接触孔3202必须小于上述第一接触孔3201,最好为0.13um或更小的蚀刻技术所能达到最小的尺寸。然后,再去除上述光阻掩膜330a、330b及330c。First, referring to FIG. 3 a, an
接下来,如图3c中所示,填入一第一导电材料于上述第一接触孔3201、第二接触孔3202中成形两个插塞351、352,其中上述第一导电材料可为铝、钨…等金属或复晶矽的导电材料,举例而言,于本实施例中的上述第一导电材料为铝。接着,如图3d中所示,再形成一导电层340于上述插基351、352及上述氧化层320的表面上,其中上述第一导电材料可由铝、钨等金属或复晶矽导电材料所构成,与导电层是为不同导电材料,举例而言,于本实施例的上述导电层为一复晶矽的导电材料。另外,如第3f图中所示,上述第一导电层340最好更包括至少一第二导电层341,以逐层由窄变宽的结构形成于上述第一导电层340之上,以防止最后完成的微探针,由于重力产生下垂的现象,其中图3e中为上述第一导电层340的上视图。Next, as shown in FIG. 3c, a first conductive material is filled to form two
然后,如图3g中所示,使用一夹具350夹住该基板310。接着,如图3h、3i所示,以上述夹具350当作蚀刻掩膜,对上述矽基板310的上述第二表面3102进行蚀刻,直到露出上述导电层340。举例而言,使用电浆蚀刻以去除未被夹具50覆盖而露出的矽基板310;如图3g所示,再蚀刻上述氧化层320,直到露出上述第一导电层340,造成一个凹槽,如图3h中所示。所以上述插塞352就整个暴露在上述导电层340上,以当作微探针的针头部分,如图1中的针头部分71。当然,上述蚀刻步骤更可包括形成一光阻于上述矽基极310的第二表面3102之上,用以于后上述蚀刻步骤中当作一蚀刻掩膜。另外,上述夹具就如同图1中的基座73,可用耦接一探测系统,以便对晶圆上的组件进行电性量测,经由产生的结果便可得知该晶圆上的组件是否正常。Then, the
其中,上述蚀刻矽基板与上述氧化层的步骤,两者都使用干式蚀刻,或矽基极使用干式蚀刻而上述氧化层使用湿式或干式蚀刻皆可。Wherein, in the step of etching the silicon substrate and the above-mentioned oxide layer, both dry etching is used, or the silicon base is dry-etched and the above-mentioned oxide layer is wet-etched or dry-etched.
虽然本发明已以一较佳实施例揭露如上,然其并非用以限定本发明,任何熟习此技艺者,在不脱离本发明的精神和范围内,当可作些许的更动与润饰,因此本发明的保护范围当视权利要求所界定者为准。Although the present invention has been disclosed above with a preferred embodiment, it is not intended to limit the present invention. Anyone skilled in this art can make some changes and modifications without departing from the spirit and scope of the present invention. Therefore The scope of protection of the present invention should be defined by the claims.
Claims (16)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CNB021034982A CN1194376C (en) | 2002-02-06 | 2002-02-06 | Microprobe Fabrication Method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CNB021034982A CN1194376C (en) | 2002-02-06 | 2002-02-06 | Microprobe Fabrication Method |
Publications (2)
Publication Number | Publication Date |
---|---|
CN1437217A CN1437217A (en) | 2003-08-20 |
CN1194376C true CN1194376C (en) | 2005-03-23 |
Family
ID=27627838
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CNB021034982A Expired - Lifetime CN1194376C (en) | 2002-02-06 | 2002-02-06 | Microprobe Fabrication Method |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN1194376C (en) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN100580886C (en) * | 2005-05-27 | 2010-01-13 | 财团法人工业技术研究院 | Gravity liquid etching method capable of controlling structure size |
CN100492017C (en) * | 2005-11-29 | 2009-05-27 | 旺矽科技股份有限公司 | Method for batch manufacturing vertical probe card micropore guide plate |
CN102121944A (en) * | 2010-01-08 | 2011-07-13 | 技鼎股份有限公司 | Microprobe structure and manufacturing method thereof |
-
2002
- 2002-02-06 CN CNB021034982A patent/CN1194376C/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
CN1437217A (en) | 2003-08-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6291137B1 (en) | Sidewall formation for sidewall patterning of sub 100 nm structures | |
US7939446B1 (en) | Process for reversing tone of patterns on integerated circuit and structural process for nanoscale fabrication | |
van Delft et al. | Hydrogen silsesquioxane/novolak bilayer resist for high aspect ratio nanoscale electron-beam lithography | |
TW507293B (en) | Undoped silicon dioxide as etch stop for selective etch of doped silicon dioxide | |
JPH0135495B2 (en) | ||
TWI264249B (en) | Method of real-time plasma charging voltage measurement on powered electrode with electrostatic chuck in plasma process chambers | |
CN1216397A (en) | Method for manufacturing semiconductor devices having dual damascene structure | |
US6423475B1 (en) | Sidewall formation for sidewall patterning of sub 100 nm structures | |
US5684301A (en) | Monocrystalline test structures, and use for calibrating instruments | |
CN1194376C (en) | Microprobe Fabrication Method | |
CN105336639A (en) | Semiconductor test structure and forming method thereof and conductive plug performance test method | |
US6399401B1 (en) | Test structures for electrical linewidth measurement and processes for their formation | |
TWI279875B (en) | WAT process to avoid wiring defects | |
JPH06295899A (en) | Polymer removal process in semiconductor via | |
US6214737B1 (en) | Simplified sidewall formation for sidewall patterning of sub 100 nm structures | |
KR100289655B1 (en) | Metal wiring formation method of semiconductor device | |
CN1431680A (en) | Method for forming fine-scale structures | |
TW584925B (en) | Manufacturing method for micro-probe | |
KR0139072B1 (en) | Method of fabricating semiconductor device having step of forming play in contact hole | |
US6562721B2 (en) | Dry etching method and method of manufacturing semiconductor device | |
KR950006972B1 (en) | Al alloy wiring formation method | |
KR20000053479A (en) | Define via in dual damascene process | |
KR100458087B1 (en) | Method for fabricating semiconductor device to etch oxide layer by gas including small quantity of polymer | |
KR100257770B1 (en) | Fine conductive film pattern formation method of semiconductor device | |
TW571387B (en) | Manufacturing method for dual damascene |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
CX01 | Expiry of patent term |
Granted publication date: 20050323 |
|
CX01 | Expiry of patent term |