CN119088610A - A server data signal automatic adjustment system and method - Google Patents
A server data signal automatic adjustment system and method Download PDFInfo
- Publication number
- CN119088610A CN119088610A CN202411571397.XA CN202411571397A CN119088610A CN 119088610 A CN119088610 A CN 119088610A CN 202411571397 A CN202411571397 A CN 202411571397A CN 119088610 A CN119088610 A CN 119088610A
- Authority
- CN
- China
- Prior art keywords
- signal
- data
- data link
- unit
- relay
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0706—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment
- G06F11/0745—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation the processing taking place on a specific hardware platform or in a specific software environment in an input/output transactions management context
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0751—Error or fault detection not based on redundancy
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0793—Remedial or corrective actions
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Communication Control (AREA)
Abstract
The invention discloses a server data signal automatic regulating system and a method, wherein the system comprises a BMC management module, a data signal automatic regulating device and an acceleration data link, wherein the BMC management module is used for detecting whether each data link in the data signal automatic regulating device has a problem or not, generating signal parameter regulating information when one or more problem data links occur, and sending the signal parameter regulating information to the data signal automatic regulating device, the data signal automatic regulating device is used for determining the problem data link according to the signal parameter regulating information and generating a corresponding data link regulating script, switching the problem data link into the acceleration data link, and regulating relay parameters of the acceleration data link according to the data link regulating script so that signal transmission of the acceleration data link is normal. The method solves the problem that in the prior art, the parameter configuration changes due to hardware aging and the like, so that the data link cannot normally transmit data.
Description
Technical Field
The invention relates to the field of server design, in particular to a system and a method for automatically adjusting a data signal of a server.
Background
In server product design, there are more and more data link signals, and the demands on signal integrity are also stringent. The data link signal inevitably generates loss on the data link in the transmission process, especially when the data link is excessively long, the loss of the link signal is more obvious, and due to poor signal quality and even possible signal distortion, the problem that the signal cannot be identified by signal driving to generate packet loss can be solved, so that the normal use of the data link mounted equipment is affected.
In order to avoid signal distortion caused by link signal loss in the data link communication process, in the prior art, a signal repeater ReDriver is generally configured in a longer data link to compensate for the loss, and ReDriver is generally matched with a driver arranged at a transmission Tx end through a high-pass filter arranged at a reception Rx end to realize compensation for the link loss, so that the signal attenuation degree on the data link is smaller. The parameters ReDriver are generally determined according to the designed data link configuration, specifically, in the built test environment, the data link needs to be tested and verified manually by gradually adjusting ReDriver parameters for a plurality of times, and the parameters reaching the optimal data link signals in the test process are ReDriver. When the server leaves the factory, the determined parameters are written into ReDriver chips. For different data link designs, corresponding tests need to be carried out each time, and the test workload is large. And the existing method can not automatically adjust ReDriver parameters according to the hardware condition. With the use of multiple data links, hardware configuration changes caused by aging of boards, cables and the like are unavoidable, and therefore, the ReDriver parameters determined according to the data links in good conditions eventually fail due to the hardware configuration changes caused by aging.
Disclosure of Invention
The invention provides a system and a method for automatically adjusting a data signal of a server, and aims to solve the problem that a data link cannot normally transmit data due to parameter configuration change caused by hardware aging and the like in the traditional technical scheme.
In a first aspect, there is provided a server data signal autoregulation system comprising:
The BMC management module, a plurality of server signal sources and a plurality of data signal automatic adjusting devices;
a data link is established between a signal source of a previous-stage server and a signal source of a next-stage server through a single automatic data signal regulating device, and each automatic data signal regulating device comprises a plurality of data links;
the BMC management module is connected with all the automatic data signal adjusting devices;
When one or more problematic data links occur, generating signal parameter adjustment information, and sending the signal parameter adjustment information to the data signal automatic adjustment device;
The data signal automatic regulating device is used for determining a problem data link according to the signal parameter regulating information and generating a corresponding data link regulating script, switching the problem data link into an acceleration data link, regulating the relay parameter of the acceleration data link according to the data link regulating script, and enabling the signal transmission of the acceleration data link to be normal.
Further, the automatic data signal adjusting device includes:
The system comprises an MCU control unit, a first FPGA data link switching unit, a second FPGA data link switching unit and a plurality of signal relay modules;
the MCU control unit is connected with the BMC management module;
The first FPGA data link switching unit establishes a data link with a previous-stage signal source and is connected with the MCU control unit through a first PFGA data link switching control bus;
the second FPGA data link switching unit establishes a data link with a next-stage signal source and is connected with the MCU control unit through a second PFGA data link switching control bus;
The method comprises the steps that a corresponding data link is established between a first FPGA data link switching unit and a second FPGA data link switching unit through each signal relay module;
The MCU control unit is connected with each signal relay module through a data signal parameter regulation bus;
The MCU control unit is connected with the signal output end of each signal relay module through the data signal waveform acquisition bus and is used for acquiring signal waveform data output by each signal relay module.
Further, the BMC management module includes:
a pre-configuration unit and a signal waveform detection unit;
The pre-configuration unit is used for pre-configuring a signal parameter threshold value of each data link in the automatic data signal adjusting device;
The signal waveform detection unit is used for acquiring the signal waveform data output by each signal relay module acquired by the MCU control unit, judging whether the signal waveform data meets a signal parameter threshold, if the signal waveform data does not meet the signal parameter threshold, determining that a data link corresponding to the signal waveform data is a problem data link, and if the signal waveform data meets the signal parameter threshold, determining that the data link corresponding to the signal waveform data is a normal data link.
Further, the BMC management module further includes:
And the signal parameter adjusting unit is used for acquiring the module identification of the signal relay module corresponding to the problem data link when the occurrence of one or more problem data links is determined by the signal waveform detecting unit, generating signal parameter adjusting information according to the module identification and the signal waveform data, and transmitting the signal parameter adjusting information to the MCU control unit.
And generating a link switching instruction according to the problem data link, and respectively transmitting the link switching instruction to the first PFGA data link switching unit and the second PFGA data link switching unit through the first PFGA data link switching control bus and the second PFGA data link switching control bus so as to switch the problem data link into an acceleration data link.
The MCU control unit is further used for analyzing the signal parameter adjustment information to obtain signal waveform data, and combining the signal waveform data with the signal parameter threshold value as a reference to obtain a data link adjustment script of the corresponding signal relay module;
And the signal relay module is used for adjusting relay parameters according to the data link regulation script so that the signal waveform data output after adjustment meets the signal parameter threshold.
Further, the signal relay module includes:
A signal parameter adjuster and a signal relay unit;
And the signal parameter adjuster is used for receiving the data link regulation script and adjusting the relay parameters of the signal relay unit according to the data link regulation script.
Further, the MCU control unit is also used for collecting waveform data to be detected output by the signal relay unit after parameter adjustment;
The signal waveform detection unit is also used for acquiring the waveform data to be detected acquired by the MCU control unit;
The signal parameter adjusting unit is further used for generating signal parameter adjusting information of the next round and sending the information to the MCU control unit when the waveform data to be detected does not meet the signal parameter threshold value, so that the corresponding signal relay unit adjusts the relay parameter of the next round until the waveform data to be detected after adjustment meets the signal parameter threshold value;
the signal waveform detection unit is also used for modifying the data link corresponding to the signal relay unit into a normal data link when the waveform data to be detected meets the signal parameter threshold value, and sending a command for stopping regulation and control to the MCU control unit;
And the MCU control unit is also used for stopping generating the data link regulation script corresponding to the signal relay unit according to the regulation stopping instruction.
Further, the signal relay unit is ReDriver units or ReTimer units.
In a second aspect, there is provided a server data signal automatic adjustment method applied to the server data signal automatic adjustment system in the above first aspect, the server data signal automatic adjustment method including:
The BMC management module detects whether each data link in the data signal automatic regulating device has a problem or not;
When one or more problem data links occur, the BMC management module generates signal parameter adjustment information and sends the signal parameter adjustment information to the data signal automatic adjustment device;
The data signal automatic regulating device determines a problem data link and generates a corresponding data link regulation script according to the signal parameter regulating information, switches the problem data link into an acceleration data link, regulates relay parameters of the acceleration data link according to the data link regulation script, and enables signal transmission of the acceleration data link to be normal.
The invention has the beneficial effects that:
The server data signal automatic regulating system comprises a BMC management module, a plurality of server signal sources and a plurality of data signal automatic regulating devices, wherein the BMC management module is used for detecting whether each data link in the data signal automatic regulating devices has a problem or not, generating signal parameter regulating information when one or more problem data links occur, sending the signal parameter regulating information to the data signal automatic regulating devices, and the data signal automatic regulating devices are used for determining the problem data links and generating corresponding data link regulating scripts according to the signal parameter regulating information, switching the problem data links into acceleration data links, regulating relay parameters of the acceleration data links according to the data link regulating scripts and enabling signal transmission of the acceleration data links to be normal. And detecting each data link through the BMC management module, so that a problem data link with a data transmission problem is found, switching the problem data link into an acceleration data link through the data signal automatic regulating device, and regulating relay parameters of the acceleration data link to ensure that signal transmission of the acceleration data link is normal. The method solves the problem that in the prior art, the parameter configuration changes due to hardware aging and the like, so that the data link cannot normally transmit data.
Drawings
In order to more clearly illustrate the embodiments of the invention or the technical solutions in the prior art, the drawings that are required in the embodiments or the description of the prior art will be briefly described, it being obvious that the drawings in the following description are only some embodiments of the invention, and that other drawings may be obtained according to these drawings without inventive effort for a person skilled in the art.
FIG. 1 is a block diagram of a server data signal autoregulation system of the present invention;
FIG. 2 is another block diagram of the server data signal autoregulation system of the present invention;
FIG. 3 is a further block diagram of the server data signal autoregulation system of the present invention;
FIG. 4 is a further block diagram of the server data signal autoregulation system of the present invention;
FIG. 5 is a flow chart of a method of automatically adjusting a server data signal according to the present invention;
fig. 6 is a schematic diagram of an implementation process of the automatic adjustment method of the server data signal according to the present invention.
Detailed Description
In order to make the objects, technical solutions and advantages of the present invention more apparent, the technical solutions of the present invention will be described in detail below. It will be apparent that the described embodiments are only some, but not all, embodiments of the invention. All other embodiments, based on the examples herein, which are within the scope of the invention as defined by the claims, will be within the scope of the invention as defined by the claims.
As shown in fig. 1, the present embodiment provides an automatic adjustment system for a server data signal, including:
A BMC (Baseboard Management Controller, a baseboard management controller) management module 101, a plurality of server signal sources 102, and a plurality of data signal automatic adjustment devices 103;
A data link is established between the upper-level server signal source 102 and the lower-level server signal source 102 through a single data signal automatic regulating device 103, and each data signal automatic regulating device 103 comprises a plurality of data links;
Taking the primary server signal source 102, the secondary server signal source 102 and the tertiary server signal source 102 as examples in fig. 1, a data link is established between the primary server signal source 102 and the secondary server signal source 102 through a first data signal automatic adjustment device 103, and a data link is established between the secondary server signal source 102 and the tertiary server signal source 102 through a second data signal automatic adjustment device 103;
The BMC management module 101 is connected with the first data signal automatic regulating device 103 and the second data signal automatic regulating device 103;
The BMC management module 101 is used for detecting whether each data link in the data signal automatic adjustment device 103 has a problem or not, generating signal parameter adjustment information when one or more problem data links appear, and sending the signal parameter adjustment information to the data signal automatic adjustment device 103;
The data signal automatic adjusting device 103 is configured to determine a problem data link according to the signal parameter adjusting information, generate a corresponding data link adjusting script, switch the problem data link to an acceleration data link, adjust a relay parameter of the acceleration data link according to the data link adjusting script, and make signal transmission of the acceleration data link normal.
The embodiment of the invention has the beneficial effects that:
in the automatic regulation system of the data signal of the server, each data link is detected through the BMC management module, so that a problem data link with a data transmission problem is found, the problem data link is switched into an acceleration data link through the automatic regulation device of the data signal, and relay parameters of the acceleration data link are regulated, so that signal transmission of the acceleration data link is normal. The method solves the problem that in the prior art, the parameter configuration changes due to hardware aging and the like, so that the data link cannot normally transmit data.
In connection with the above embodiment shown in fig. 1, as shown in fig. 2, the data signal automatic adjusting device 103 includes:
The MCU control unit 201, the first FPGA data link switching unit 202, the second FPGA data link switching unit 203 and the plurality of signal relay modules 204;
the MCU control unit 201 is connected with the BMC management module 101;
The first FPGA data link switching unit 202 establishes a data link with the upper level signal source 102, and is connected with the MCU control unit 201 through a first PFGA data link switching control bus;
the second FPGA data link switching unit 203 establishes a data link with the next-stage signal source 102, and is connected with the MCU control unit 201 through a second PFGA data link switching control bus;
A corresponding data link is established between the first FPGA data link switching unit 202 and the second FPGA data link switching unit 203 through each signal relay module 204;
the MCU control unit 201 is connected with each signal relay module 204 through a data signal parameter regulation bus;
The MCU control unit 201 is connected to the signal output end of each signal relay module 204 through a data signal waveform acquisition bus, and is used for acquiring signal waveform data output by each signal relay module 204.
In this embodiment, the data link in the data signal automatic adjusting device 103 is established between the first FPGA data link switching unit 202 and the second FPGA data link switching unit 203 through each signal relay module 204.
In connection with the embodiment shown in fig. 2 above, as shown in fig. 3, the BMC management module 101 includes:
a pre-configuration unit 301 and a signal waveform detection unit 302;
a pre-configuration unit 301, configured to pre-configure a signal parameter threshold of each data link in the data signal automatic adjustment device;
The signal waveform detection unit 302 is configured to obtain signal waveform data output by each signal relay module 204 collected by the MCU control unit 201, determine whether the signal waveform data meets a signal parameter threshold, determine that a data link corresponding to the signal waveform data is a problem data link if the signal waveform data does not meet the signal parameter threshold, determine that the data link corresponding to the signal waveform data is a normal data link if the signal waveform data meets the signal parameter threshold, and the signal waveform data may be an amplitude value of the signal waveform,
The signal parameter threshold is an amplitude threshold, attenuation exists when signals are transmitted in a data link, the signals are output after being enhanced by the signal relay module 204, so that signal transmission is ensured to be normal, if the preset parameters of the signal relay module 204 are out of order, the amplitude value of signal waveform data is lower than the amplitude threshold, which is the amplitude threshold, and the signal waveform data is indicative of the problem of the data link where the signal relay module 204 is located and is used as a problem data link;
the BMC management module 101 further includes:
a signal parameter adjusting unit 303, configured to, when it is determined by the signal waveform detecting unit 302 that one or more problem data links occur, obtain a module identifier of the signal relay module 204 corresponding to the problem data link, generate signal parameter adjusting information according to the module identifier and the signal waveform data;
The MCU control unit 201 is further configured to parse the signal parameter adjustment information to obtain a module identifier, and determine a corresponding problem data link according to the module identifier; generating a link switching instruction according to the problem data link, and respectively sending the link switching instruction to the first PFGA data link switching unit 202 and the second PFGA data link switching unit 203 through the first PFGA data link switching control bus and the second PFGA data link switching control bus, wherein the link switching instruction actually comprises an IO port for connecting the first PFGA data link switching unit 202 with the signal relay module 204 and an IO port for connecting the second PFGA data link switching unit 203 with the signal relay module 204, and the first PFGA data link switching unit 202 and the second PFGA data link switching unit 203 respectively switch the problem data link between the IO ports into an acceleration data link according to the IO ports;
The MCU control unit 201 is further used for analyzing the signal parameter adjustment information to obtain signal waveform data, and combining the signal waveform data with the signal parameter threshold value as a reference to obtain a data link adjustment script corresponding to the signal relay module 204;
The signal relay module 204 is configured to adjust the relay parameter according to the data link adjustment script, so that the signal waveform data output after the adjustment meets the signal parameter threshold.
In connection with the embodiment shown in fig. 3 above, as shown in fig. 4, the signal relay module 204 includes:
a signal parameter adjuster 401 and a signal relay unit 402;
The signal parameter adjuster 401 is configured to receive the data link adjustment script, and adjust the relay parameter of the signal relay unit 402 according to the data link adjustment script. The signal relay unit 402 is ReDriver units or ReTimer units. ReTimer mainly comprise two functions, one is to equalize the signal, and the other is to repair the data clock signal with deterministic jitter and random jitter, so as to output a clean signal to the back-end device for use. ReDriver by using equalizer EQ and pre-emphasis control techniques, it is possible to compensate and correct for signal loss on the transmission side and restore signal integrity on the receiving side.
In connection with the embodiments shown in fig. 1-4 above, in some embodiments of the invention,
The MCU control unit 201 is further used for collecting waveform data to be detected output by the signal relay unit after parameter adjustment;
the signal waveform detection unit 302 is further configured to obtain waveform data to be detected collected by the MCU control unit 201;
The signal parameter adjusting unit 303 is further configured to generate signal parameter adjusting information of a next round and send the signal parameter adjusting information to the MCU control unit 201 when the waveform data to be detected does not meet the signal parameter threshold, so that the corresponding signal relay unit adjusts the relay parameter of the next round until the adjusted waveform data to be detected meets the signal parameter threshold;
The signal waveform detection unit 302 is further configured to modify a data link corresponding to the signal relay unit 402 into a normal data link and send a command for stopping regulation to the MCU control unit 201 when the waveform data to be detected meets a signal parameter threshold;
The MCU control unit 201 is further configured to stop generating the data link control script corresponding to the signal relay unit 402 according to the stop control instruction.
The server data signal automatic adjustment system is described in the embodiments shown in fig. 1 to 4 above, and a server data signal automatic adjustment method applied to the server data signal automatic adjustment system is described below by way of embodiments.
As shown in fig. 5, the present embodiment provides a method for automatically adjusting a data signal of a server, including:
501, the BMC management module detects whether each data link in the data signal automatic regulating device has a problem or not;
502, when one or more problem data links occur, the BMC management module generates signal parameter adjustment information and sends the signal parameter adjustment information to the data signal automatic adjustment device;
503, the data signal automatic regulating device determines the problem data link and generates a corresponding data link regulation script according to the signal parameter regulating information, switches the problem data link into an acceleration data link, regulates the relay parameter of the acceleration data link according to the data link regulation script, and enables the signal transmission of the acceleration data link to be normal.
1-4, The server data signal automatic adjustment method shown in FIG. 5 is described in detail, and the specific process is shown in FIG. 6 and includes:
The signal waveform detection unit acquires signal waveform data output by each signal relay module acquired by the MCU control unit;
602, the signal waveform detection unit judges whether the signal waveform data meets a signal parameter threshold;
if the signal waveform data does not meet the signal parameter threshold, determining that the data link corresponding to the signal waveform data is a problem data link, executing step 603, and if the signal waveform data meets the signal parameter threshold, executing step 610 to determine that the data link corresponding to the signal waveform data is a normal data link;
603, the signal parameter adjusting unit obtains the module identifier of the signal relay module corresponding to the problem data link, and generates signal parameter adjusting information according to the module identifier and the signal waveform data;
Generating a link switching instruction according to the problem data link, and respectively transmitting the link switching instruction to the first PFGA data link switching unit and the second PFGA data link switching unit through the first PFGA data link switching control bus and the second PFGA data link switching control bus to switch the problem data link into an acceleration data link;
605, the MCU control unit analyzes the signal parameter adjustment information to obtain signal waveform data, and combines the signal waveform data with the signal parameter threshold value as a reference to obtain a data link adjustment script of the corresponding signal relay module;
606, a signal parameter adjuster of the signal relay module adjusts relay parameters of the signal relay unit according to the data link regulation script;
607, the MCU control unit collects waveform data to be detected output by the signal relay unit after parameter adjustment;
608, the signal waveform detection unit acquires waveform data to be detected acquired by the MCU control unit, and judges whether the waveform data to be detected meets a signal parameter threshold value or not;
Step 609 is executed when the waveform data to be detected does not satisfy the signal parameter threshold, and step 610 is executed when the waveform data to be detected satisfies the signal parameter threshold;
609, generating signal parameter adjustment information of the next round and sending the signal parameter adjustment information to the MCU control unit, so that the corresponding signal relay unit adjusts relay parameters of the next round;
And 610, the signal waveform detection unit modifies the data link corresponding to the signal relay unit into a normal data link and sends a stopping regulation command to the MCU control unit, and the MCU control unit stops generating the data link regulation script corresponding to the signal relay unit according to the stopping regulation command.
In summary, the method for automatically adjusting the data signal of the server has the following beneficial effects:
The automatic regulation method of the data signal of the server is to detect each data link through the BMC management module, so that a problem data link with the problem of data transmission is found out, then the problem data link is switched into an acceleration data link through the automatic regulation device of the data signal, and the relay parameter of the acceleration data link is regulated, so that the signal transmission of the acceleration data link is normal. The method solves the problem that in the prior art, the parameter configuration changes due to hardware aging and the like, so that the data link cannot normally transmit data.
It will be appreciated by those skilled in the art that embodiments of the present invention may be provided as a method, system, or computer program product. Accordingly, the present invention may take the form of an entirely hardware embodiment, an entirely software embodiment or an embodiment combining software and hardware aspects. Furthermore, the present invention may take the form of a computer program product embodied on one or more computer-usable storage media (including, but not limited to, disk storage, CD-ROM, optical storage, and the like) having computer-usable program code embodied therein.
The present invention is described with reference to flowchart illustrations and/or block diagrams of methods, apparatus (systems) and computer program products according to embodiments of the invention. It will be understood that each flow and/or block of the flowchart illustrations and/or block diagrams, and combinations of flows and/or blocks in the flowchart illustrations and/or block diagrams, can be implemented by computer program instructions. These computer program instructions may be provided to a processor of a general purpose computer, special purpose computer, embedded processor, or other programmable data processing apparatus to produce a machine, such that the instructions, which execute via the processor of the computer or other programmable data processing apparatus, create means for implementing the functions specified in the flowchart flow or flows and/or block diagram block or blocks.
These computer program instructions may also be stored in a computer-readable memory that can direct a computer or other programmable data processing apparatus to function in a particular manner, such that the instructions stored in the computer-readable memory produce an article of manufacture including instruction means which implement the function specified in the flowchart flow or flows and/or block diagram block or blocks.
These computer program instructions may also be loaded onto a computer or other programmable data processing apparatus to cause a series of operational steps to be performed on the computer or other programmable apparatus to produce a computer implemented process such that the instructions which execute on the computer or other programmable apparatus provide steps for implementing the functions specified in the flowchart flow or flows and/or block diagram block or blocks.
The foregoing is illustrative of the present invention and is not to be construed as limiting thereof, but rather as providing for the use of additional embodiments and advantages of all such modifications, equivalents, improvements and similar to the present invention are intended to be included within the scope of the present invention as defined by the appended claims.
Claims (10)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202411571397.XA CN119088610B (en) | 2024-11-06 | 2024-11-06 | A server data signal automatic adjustment system and method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202411571397.XA CN119088610B (en) | 2024-11-06 | 2024-11-06 | A server data signal automatic adjustment system and method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN119088610A true CN119088610A (en) | 2024-12-06 |
| CN119088610B CN119088610B (en) | 2025-04-04 |
Family
ID=93666918
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202411571397.XA Active CN119088610B (en) | 2024-11-06 | 2024-11-06 | A server data signal automatic adjustment system and method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN119088610B (en) |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20120290889A1 (en) * | 2011-05-11 | 2012-11-15 | Craig Anthony Klein | High-speed serial interface bridge adapter for signal integrity verification |
| CN106357573A (en) * | 2016-11-10 | 2017-01-25 | 郑州云海信息技术有限公司 | Automatic compensation method for signal quality based on transmission reflection |
| CN107329774A (en) * | 2017-05-24 | 2017-11-07 | 华为技术有限公司 | The method and apparatus for determining Redriver chip parameters |
| US20200409828A1 (en) * | 2019-06-26 | 2020-12-31 | Inventec (Pudong) Technology Corporation | Automatic test system and method thereof |
| CN113722255A (en) * | 2021-09-01 | 2021-11-30 | 浙江大华技术股份有限公司 | Signal quality processing method, device and system |
| CN117632635A (en) * | 2023-10-31 | 2024-03-01 | 苏州元脑智能科技有限公司 | Verification method, device and system |
-
2024
- 2024-11-06 CN CN202411571397.XA patent/CN119088610B/en active Active
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20120290889A1 (en) * | 2011-05-11 | 2012-11-15 | Craig Anthony Klein | High-speed serial interface bridge adapter for signal integrity verification |
| CN106357573A (en) * | 2016-11-10 | 2017-01-25 | 郑州云海信息技术有限公司 | Automatic compensation method for signal quality based on transmission reflection |
| CN107329774A (en) * | 2017-05-24 | 2017-11-07 | 华为技术有限公司 | The method and apparatus for determining Redriver chip parameters |
| US20200409828A1 (en) * | 2019-06-26 | 2020-12-31 | Inventec (Pudong) Technology Corporation | Automatic test system and method thereof |
| CN113722255A (en) * | 2021-09-01 | 2021-11-30 | 浙江大华技术股份有限公司 | Signal quality processing method, device and system |
| CN117632635A (en) * | 2023-10-31 | 2024-03-01 | 苏州元脑智能科技有限公司 | Verification method, device and system |
Also Published As
| Publication number | Publication date |
|---|---|
| CN119088610B (en) | 2025-04-04 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| WO2016150077A1 (en) | Method and device for parameter processing | |
| US8094684B2 (en) | Link training scheme for displayport source repeaters | |
| CN109818886B (en) | Method and device for configuring equalization parameters | |
| US8824885B2 (en) | Protection device and protection method for optical network | |
| US9043044B2 (en) | System and method for communicating data in a consist | |
| US8509057B2 (en) | Communication system, test apparatus, communication apparatus, communication method and test method | |
| TW201929489A (en) | High-speed network apparatus and self-testing method thereof | |
| WO2012101808A1 (en) | Communication interface device | |
| CN119088610B (en) | A server data signal automatic adjustment system and method | |
| CN107807867B (en) | Method and device for testing stability of communication link | |
| CN115801118A (en) | Interface compensation parameter setting method and communication single board | |
| US20160142146A1 (en) | Transmission apparatus, line card and control method of transmission apparatus | |
| CN114389751A (en) | Automatic equalization method and system for error code test equipment | |
| CN112398672B (en) | Message detection method and device | |
| CN111181808B (en) | A test method and system for BMC IP access control | |
| CN111436012B (en) | Signal processing system, switch, and optical module | |
| CN109557453B (en) | A kind of multi-master control chip identification processing method and system | |
| CN117632635A (en) | Verification method, device and system | |
| WO2023179229A1 (en) | Method and apparatus for testing air conditioner, and test system and storage medium | |
| CN116089342A (en) | PCIE signal transmission method, PCIE signal transmission device, electronic equipment and medium | |
| CN113347087B (en) | Method for improving multilink data transmission correctness | |
| US5268929A (en) | Method of effectively normalizing an automatic equalizer in multipoint data communications system and arrangement thereof | |
| TW201437825A (en) | System and method of testing data transmitting performance of computer | |
| CN116600381B (en) | Multi-channel parallel generation system and method for broadcast signals | |
| CN114244477B (en) | DP active optical cable and plug supporting high-speed signal link training |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant |