CN117674842A - Digital-to-analog converter and method of operating the same - Google Patents

Abstract

The invention provides a digital-to-analog converter and an operation method thereof. The digital-to-analog converter includes a current source module, a decoder, a change indicator, and a random number generator. The decoder is coupled to the current source module and receives the digital input signal. The change indicator is coupled to the decoder and provides an indication signal to the decoder. The random number generator is coupled to the change indicator and provides a random number signal to the change indicator. The change indicator generates an indication signal according to the random number signal, and the decoder generates a control signal to the current source module according to the digital input signal and the indication signal, so that the current source module generates an analog output signal corresponding to the digital input signal according to the control signal.

Description

Digital-to-analog converters and methods of operation

Technical field

The present invention relates to a converter, and in particular to a digital-to-analog converter and an operating method thereof.

Background technique

A common problem with traditional digital to analog converters (DACs) is that the current values generated by multiple internal current sources are inevitably inconsistent, resulting in spurious components in the analog signals output by the digital to analog converters. Effects of interference. For example, assuming that the current value provided by at least one of the plurality of internal current sources of the digital-to-analog converter has a significantly higher or lower value, the digital-to-analog converter relies on Some of the multiple analog signals output sequentially may have obvious numerical anomalies, which will lead to the integral non-linearity (INL) and spurious free dynamic range (Spurious FreeDynamic) of the digital-to-analog converter. Range, SFDR) perform poorly.

Contents of the invention

The invention provides a digital-to-analog converter and an operating method thereof, which can realize good digital-to-analog conversion function.

The digital-to-analog converter in the embodiment of the present invention includes a current source module, a decoder, a change indicator and a random number generator. The decoder is coupled to the current source module and receives the digital input signal. The change indicator is coupled to the decoder and provides an indication signal to the decoder. The random number generator is coupled to the change indicator and provides a random number signal to the change indicator. The change indicator generates an indication signal according to the random number signal, and the decoder generates a control signal to the current source module according to the digital input signal and the indication signal, so that the current source module generates an analog output signal corresponding to the digital input signal according to the control signal.

The operating method of the digital-to-analog converter in the embodiment of the present invention includes the following steps: providing a random number signal through a random number generator; generating an indication signal according to the random number signal through a change indicator; receiving a digital input signal and an indication signal through a decoder; The decoder generates a control signal to the current source module according to the digital input signal and the indication signal; and the current source module generates an analog output signal corresponding to the digital input signal according to the control signal.

The digital-to-analog converter and its operating method of the present invention can use a random number signal to generate an indication signal, and use a decoder to generate a control signal based on the digital input signal and the indication signal, so that the current source module generates an analog output signal based on the control signal. Can have lower impact of spurious component interference.

Description of drawings

Figure 1 is a schematic circuit diagram of a digital-to-analog converter according to an embodiment of the present invention;

Figure 2 is a flow chart of an operating method of a digital-to-analog converter according to an embodiment of the present invention;

Figure 3 is a schematic circuit diagram of a random number generator according to an embodiment of the present invention;

Figure 4 is a circuit schematic diagram of a change indicator according to an embodiment of the present invention;

Figure 5 is a schematic waveform diagram of the output signal generated by the random number signal and the change indicator in Figure 4;

Figure 6 is a schematic circuit diagram of the decoder and current source module according to an embodiment of the present invention;

FIG. 7A is an operation example diagram of a digital-to-analog converter according to an embodiment of the present invention;

FIG. 7B is an operation example diagram of a digital-to-analog converter according to another embodiment of the present invention;

8A to 8D are operation example diagrams of control signals according to an embodiment of the present invention.

Explanation of reference signs

100: Digital-to-analog converter

110: Decoder

111: Decoding circuit

112: Control circuit

120: Random number generator

130: Change indicator

131_1～131_P: D type flip-flop

140: Current source module

310-1～310-8: Displacement buffer

320: Logic gate

510, 520: Arrow

601～603: Encoding array

610: Logic circuit

810: virtual bit

Din: digital input signal

D1～D7: Output terminal of displacement buffer

CS: control signal

CLK: frequency signal

RNS: random number signal

SP: indicator signal

Aout: Analog output signal

S210～S250: steps

CK: frequency input terminal

RE: Reset terminal

IN: input terminal

OUT: output terminal

RS: reset signal

EN_1～EN_P, EN_1～EN_8: output signal

T11～T14: time period

T1～T6: period

D1, D1-1, D1-2, D1', D1", D2, D2', D2", F1, F1', F1", F2, F2', F2": bit positions C1_1~C1_N, C2_1~C2_N, CM_1～CM_N: current source

Detailed ways

Reference will now be made in detail to the exemplary embodiments of the present invention, examples of which are illustrated in the accompanying drawings. Whenever possible, the same reference numbers are used in the drawings and description to refer to the same or similar parts.

FIG. 1 is a schematic circuit diagram of a digital-to-analog converter according to an embodiment of the present invention. Referring to FIG. 1 , a digital to analog converter (DAC) 100 includes a decoder 110 , a random number generator 120 , a change indicator 130 and a current source module 140 . In this embodiment, the decoder 110 is coupled to the change indicator 130 and the current source module 140 . The random number generator 120 is coupled to the change indicator 130 . In this embodiment, the random number generator 120 can provide the random number signal RNS to the change indicator 130, so that the change indicator 130 can generate the indication signal SP according to the random number signal RNS. It should be noted that the change indicator 130 of this embodiment can directly transmit a random number signal or provide multiple sets of simplified indication signals SP through logical operations, and the present invention does not limit the signal implementation method of the indication signal SP. The decoder 110 can receive the digital input signal Din and the indication signal SP provided by the change indicator 130 to generate a corresponding control signal CS to the current source module 140 . The current source module 140 can generate a corresponding analog output signal Aout according to the control signal CS. In this embodiment, the digital input signal Din may, for example, include a code corresponding to at least one of a thermal code and a binary code, but the invention is not limited thereto. The digital-to-analog converter 100 of this embodiment can implement a digital-to-analog converter with a randomly-shifted dynamic element matching (RS-DEM) function.

In this embodiment, the decoder 110 may be a dynamic element matching (Dynamic Element Matching, DEM) decoder. In this embodiment, the random number generator 120 may be a pseudo-random number generator (Pseudo Random Number Generator, PRNG) or other types of random number generators, and the generated random number signal may, for example, include a pseudo-random number binary sequence ( pseudo-random binary sequence (PRBS). In this embodiment, the current source module 140 may further include a plurality of current sources arranged in sequence, and these current sources may form a current source array (array), for example, a 1×M current source array, an N×M current source array, or an N×M current source array. The current source array may form a multi-dimensional current source array, where M and N are positive integers. Moreover, in this embodiment, the digital-to-analog converter 100 may be, for example, a binary-weighted digital-to-analog converter (Binary-weighted DAC) (controlled by a binary code), a segmented digital-to-analog converter (Segmented DAC) ( It is implemented by a circuit architecture controlled by unary code (Thermal code) or a combination of both. In one embodiment, if the digital-to-analog converter 100 is implemented by a segmented digital-to-analog converter circuit architecture, the current values of the multiple output currents provided by these current sources may be substantially the same.

In this embodiment, the decoder 110 can determine the number of current sources to be enabled (turn on) in the current source module 140 according to the digital input signal Din, and can determine the current source object to be enabled according to the indication signal SP. . It should be noted that the indication signal SP can cyclically instruct different current source objects to provide current output according to periodic changes. Furthermore, since the indication signal SP is generated according to the random number signal RNS, the indication signal SP can indicate changes with randomness. For example, in the first period, the indication signal SP may instruct the first current source, the second current source and the third current source to provide current output. Then, in the second period, the indication signal SP may instruct the second current source, the third current source and the fourth current source to provide current output. Then, in the third period, the indication signal SP may still instruct the second current source, the third current source and the fourth current source to provide current output. In other words, it indicates that the enabled current source object has a non-fixed change result (the selection does not start from the next current source every time, and its specific operation method will be explained in detail in the following embodiments). In this way, the current source module 140 of this embodiment can effectively output the analog output signal Aout corresponding to the digital value of the digital input signal Din, and can have lower influence of spurious component interference, and can have better Integral Non-Linearity (INL) and Spurious Free Dynamic Range (SFDR) performance.

FIG. 2 is a flow chart of an operating method of a digital-to-analog converter according to an embodiment of the present invention. Referring to FIG. 1 and FIG. 2 , the digital-to-analog converter 100 may, for example, perform the following steps S210 to S250. In this embodiment, the digital-to-analog converter 100 may receive the digital input signal Din in one (operation) cycle. In step S210, the digital-to-analog converter 100 may provide a random number signal RNS through the random number generator 120. In this embodiment, the random number signal RNS may, for example, be composed of randomly occurring pulse waveforms respectively corresponding to different periods, wherein, for example, the occurrence of a pulse waveform represents the value "1", and the non-occurrence of the pulse waveform represents the value "0" .

In step S220 , the digital-to-analog converter 100 may generate the indication signal SP according to the random number signal RNS through the change indicator 130 . In this embodiment, the change indicator 130 can determine whether the selection starting value of the indication signal SP remains the same as the selection starting value of the previous cycle or is different from the selection starting value of the previous cycle according to the random number signal RNS. In this embodiment, the random number signal RNS may be a 1-bit signal. When the change indicator 130 determines according to the random number signal RNS that the selection starting value of the indication signal SP is different from the selection starting value of the previous period (the random number signal RNS has the value "1" in this period, for example), the change indicator 130 The selection starting value is the result of adding 1 to the selection starting value of the previous period. When the change indicator 130 determines according to the random number signal RNS that the selection start value of the indication signal SP is the same as the selection start keep value of the previous cycle (the random number signal RNS has the value "0" in this cycle, for example), The selection start value of the change indicator 130 is the selection start value of the previous cycle. It should be noted that the change indicator 130 can directly implement the above process, or can be used with an inverter, a delay circuit or other related circuits to simultaneously generate multiple sets of different random number change indication signals SP.

In step S230, the digital-to-analog converter 100 may receive the digital input signal Din and the indication signal SP through the decoder 110. In step S240 , the digital-to-analog converter 100 may generate the control signal CS to the current source module 140 according to the digital input signal Din and the indication signal SP through the decoder 110 . In this embodiment, the decoder 110 can determine the number of enabled current sources according to the value corresponding to the encoding of the digital input signal Din (for example, a decimal value, but the present invention is not limited to this value type). On the other hand, in addition to selecting multiple required current sources based on a fixed current source as the initial selection object, the decoder 110 can also determine the current source module 140 based on the selection starting value of the indication signal SP. One of the multiple current sources in is used as the initial selection object. For example, the user of this embodiment can select one of the multiple current sources in the current source module 140 as the initial selection object by indicating the selection starting value of the signal SP, and select the current source according to the enabling number of the current source. Based on the current source of the initial selection object, other current sources are sequentially selected, so that these selected current sources are enabled to provide current output. Therefore, the decoder 110 can generate the control signal CS according to the aforementioned current source enabling quantity and the aforementioned selection starting value. In this embodiment, the control signal CS may, for example, include a plurality of enable signals (or switch signals) for enabling (or turning on) at least one of the corresponding plurality of current sources in the current source module 140 .

In step S250 , the digital-to-analog converter 100 may generate an analog output signal Aout corresponding to the digital input signal Din according to the control signal CS through the current source module 140 . In this embodiment, at least one of the multiple enabled current sources in the current source module 140 can provide a current output, and the current source module 140 can combine the current outputs of these randomly enabled current sources. (current value addition) to generate the analog output signal Aout (ie, the current value addition result corresponding to the current output of these enabled current sources). In this way, the operating method and the digital-to-analog converter 100 of this embodiment can generate an analog output signal Aout with better integral nonlinearity and spurious-free dynamic range.

FIG. 3 is a schematic circuit diagram of a random number generator according to an embodiment of the present invention. FIG. 3 provides an example of the random number generator 120 in the embodiment of the present invention. It is a 7-bit pseudo-random number generator and has 1 output bit as the random number signal RNS. In detail, the random number generator 120 in FIG. 3 includes a plurality of shift buffers 310-1 to 310-8 and a logic gate 320. The displacement buffers 310-1 to 310-8 are implemented as D-flip flops. The displacement buffers 310-1 to 310-7 respectively have output terminals D1 to F7, a timing terminal and an input terminal. Timing terminals of the displacement buffers 310-1 to 310-8 are coupled to the frequency signal CLK. The output terminal of the displacement buffer 310-8 generates a random number signal RNS. The displacement buffers 310-1 to 310-7 are arranged in series with each other. The logic gate 320 may be an XOR gate or an The signal feedback from the output terminals D6 and D7 of -7 is transmitted back to the input terminal of the first stage of the displacement buffers 310-1 to 310-7 (ie, the displacement buffer 310-1). A "7-bit" pseudo-random number generator means that the random number generator 120 has seven 1-bit displacement buffers to generate the random number signal RNS. For a 7-bit pseudo-random number generator, the signal pattern of the output random number signal RNS will be repeated after 127 cycles. Those who apply this embodiment can adjust the number of displacement buffers in the random number generator 120 in FIG. 3 to adjust the number of internal bits according to their needs. For example, the random number generator 120 can be adjusted to 8-bit, 16-bit, etc. It is particularly noted that the random number signal RNS provided by the last stage of the displacement buffers 310-1 to 310-7 (ie, the displacement buffer 310-8) in the random number generator 120 of this embodiment is a 1-bit signal.

FIG. 4 is a circuit schematic diagram of the change indicator 130 according to an embodiment of the present invention. Referring to FIG. 4 , this embodiment is an exemplary embodiment of the change indicator of the present invention. In this embodiment, the change indicator 130 may include a plurality of D-type flip-flops 131_P, 131_1˜131_(P-1) arranged in sequence, where P is a positive integer. In this embodiment, the respective input terminals IN of the D-type flip-flops 131_1˜131_P are coupled to the corresponding output terminal OUT of the D-type flip-flop of the previous stage. The respective frequency input terminals CK of the D-type flip-flops 131_1 to 131_P receive the random number signal RNS. The respective reset terminals RE of the D-type flip-flops 131_2 to 131_P receive the reset signal RS, and the setting terminal SET of the D-type flip-flop 131_1 (first stage) receives the reset signal RS. In this embodiment, the output terminal OUT of the D-type flip-flop 131_1 (first stage) outputs an output signal EN_1 with a corresponding pulse waveform (which can be represented by the value "1"). The indication signal SP in this embodiment is composed of the output signals EN_1˜EN_P on the respective output terminals OUT of the D-type flip-flops 131_2˜131_P, and will be described below.

The output signals EN_1 ~ EN_P of the D-type flip-flops 131_1 ~ 131_P can be arranged in sequence to form the indication signal SP, and the indication signal is determined by the level corresponding to the output signal with the corresponding pulse waveform (which can be represented by the value "1") The selection starting value of SP. In other words, the indication signal SP in this embodiment is composed of the output signals EN_1˜EN_P, that is, the indication signal SP=[EN_P, EN_(P-1),..., EN_1].

In this embodiment, the number of D-type flip-flops 131_1˜131_P may correspond to the number of current sources. For example, for a 1×M array of current sources, P equals M. For another example, for an N×M current source array, the N×M current source array can be divided into two groups for two-dimensional control. One group P equals N and is equipped with an internal circuit to control the shifting behavior of N rows, and the other group A set of P is equal to M and is matched with an internal circuit to control the shifting behavior of M columns. Even, the D-type flip-flops 131_1 to 131_P can be applied to current source arrays with more dimensions (eg, more than 3 dimensions).

For example, when the change indicator 130 starts to operate, in the first period, the reset signal RS may have a start pulse (which may be represented by a value of “1”), and the output end of the D-type flip-flop 131_1 may output a The output signal EN_1 of the corresponding pulse waveform (which can be represented by the value "1"), among which the output signals EN_2 ~ EN_P of the D-type flip-flops 131_2 ~ 131_P have no pulse waveform (which can be represented by the value "0"). In other words, in the first period which is the reset phase or the initial phase, the output signal EN_1 is set to the value "1", and the output signals EN_2 to EN_P are set to the value "0". Therefore, in the first cycle, the indication signal SP may have a signal waveform corresponding to the value "000000...001", and the corresponding decimal value is "1" (the value type of the indication signal SP of the present invention is not limited to this).

In the second cycle, if the output terminal of the D-type flip-flop 131_2 receives the output signal EN_1 of the previous stage D-type flip-flop 131_1 (which can be represented by the value "1"), and the random number signal RNS can, for example, have a pulse waveform (can be represented by the value "1"), then the output terminal of the D-type flip-flop 131_2 can output an output signal EN_2 with a corresponding pulse waveform (can be represented by the value "1"), where the D-type flip-flops 131_1, 131_3~131_P The output signals EN_1, EN_3~EN_P have no pulse waveform (can be represented by the value "0"). Therefore, in the second period, the indication signal SP may have a signal waveform corresponding to the value "000000...010", and the corresponding decimal value is "2".

On the contrary, in the second cycle, if the output terminal of the D-type flip-flop 131_2 receives the output signal EN_1 of the previous stage D-type flip-flop 131_1 (which can be represented by the value "1"), and the random number signal RNS can, for example, not has a pulse waveform (can be represented by a value of "0"), then the output end of the D-type flip-flop 131_1 can maintain the output signal EN_1 with a corresponding pulse waveform (can be represented by a value of "1"), wherein the D-type flip-flop 131_2~ The output signals EN_2~EN_P of 131_P have no pulse waveform (can be represented by the value "0"). Therefore, in the second period, the indication signal SP can maintain the signal waveform corresponding to the value "000000...001" in the previous period, and the corresponding decimal value is "1". By analogy, if the output signal EN_3 has a corresponding pulse waveform (which can be represented by the value "1"), then the selection starting value indicated by the current indication signal SP is "3" (decimal system).

FIG. 5 is a schematic waveform diagram of the random number signal RNS and the output signals EN_1˜EN_8 generated by the change indicator 130 in FIG. 4 . Assume that P in FIG. 4 is “8”, the change indicator 130 in FIG. 4 includes a plurality of D-type flip-flops 131_1˜131_8 arranged in sequence, and FIG. 5 shows the random number signal RNS and the D-type flip-flops 131_1˜131_8. The output signals EN_1~EN_8 of 131_8 are used to explain this embodiment more clearly. When the value of the random number signal RNS is "0", one of the output signals EN_1 to EN_8 of the previous stage that is in the enabled state will continue to be in the enabled state in the next period. For example, please refer to the time periods T11 and T12 or the time periods T13 and T14 in FIG. 5 . In the period T11, the output signal EN_7 is in the enabled state and the value of the random number signal RNS is "1". Then, because the value of the random number signal RNS becomes "0" in the period T12, the output signal EN_7 in the enabled state in the period T11 will continue to be in the enabled state in the period T12, as shown by arrow 510. Similarly, in periods T13 and T14, because the value of the random number signal RNS changes from "1" to "0" in period T13, the output signal EN_4 that is in the enabled state in period T13 will continue to be in the enabled state in period T14. status, as indicated by arrow 520.

FIG. 6 is a schematic circuit diagram of a decoder and a current source module according to an embodiment of the present invention. Referring to FIG. 1 and FIG. 6 , the decoder 110 and the current source module 140 of FIG. 1 can implement the circuit architecture shown in FIG. 6 , but the present invention is not limited thereto. In this embodiment, the decoder 110 may include a decoding circuit 111 and a control circuit 112. The current source module 140 may include a plurality of current sources C1_1˜CM_N in a two-dimensional architecture (ie, an N×M current source array). The current sources C1_1˜CM_N are coupled to the same voltage VDD. The decoding circuit 111 may be configured to receive the digital input signal Din and decode the digital input signal Din. For example, the digital input signal Din may be a binary code, and after being decoded by the decoding circuit 111 , a plurality of decoded signals corresponding to multiple values of the unary code may be generated and provided to the control circuit 112 . The control circuit 112 may receive the plurality of decoding signals and the indication signal SP to determine to generate the control signal CS. It should be noted that the control signal CS may, for example, include multiple enable signals, and these enable signals are used to respectively operate whether the current sources C1_1 to CM_N are turned on to provide current, and the currents of the turned on current sources are summed. Generates an analog output signal Aout.

It should be noted that the current source module 140 of this embodiment is an example of a segmented digital-to-analog converter controlled by a thermal code, so the current sources in each group have the same number N of current values. . That is, the number and the total current value of the current sources C1_1˜C1_N are the same as the number and the total current value of the current sources C2_1˜C2_N. However, in one embodiment, the current source module 140 can also be implemented by a binary weighted digital-to-analog converter controlled by a binary code, so that the current sources of each group can have different current values, or, In the case where each current source produces the same current value, each group of current sources can have a different number. For example, in the case where each current source generates the same current value, the first group of current sources may include eight current sources C1_1˜C1_8. The second group of current sources may include four current sources C2_1˜C2_4 (because 8×(1/2)=4). The third group of current sources may include two current sources C3_1˜C3_2 (because 8×(1/2)^2=2). The fourth group of current sources may include 1 current source C4_1 (because 8×(1/2)^3=1). The aforementioned difference between each group of current sources is due to the fact that the user of this embodiment controls through other codes to adaptively adjust the current value generated by each group of current sources. For example, in addition to the aforementioned control by unary codes, there are also Can be controlled using binary coding.

FIG. 7A is an operation example diagram of a digital-to-analog converter according to an embodiment of the present invention. Referring to FIG. 1 , FIG. 6 and FIG. 7A , this embodiment takes a 1×8 current source array in which N is “1” and M is “8” as an example. The current source module 140 may, for example, include current sources C1_1, C2_1˜CM_1 as shown in FIG. 6 (that is, the current source corresponding to N is “1” and M is “8” in FIG. 6), and the current sources C1_1, C2_1 Each of ~C8_1 may, for example, be used to provide a current output of current value I. In other words, CM_1 in Figure 6 is C8_1 when M is 8. It should be noted that the current value I in this embodiment is only used to illustrate the current addition result, rather than the output result of the actual current source. The actual current values provided by each current source may have slight differences.

As shown in FIG. 7A , during the period T1 , it is assumed that the random number generator 120 provides a random number signal RNS with a value of “0” to the change indicator 130 , and the change indicator 130 can generate a value corresponding to the value (select the starting value). ) is the indication signal SP of "3" (decimal system). When the decoder 110 receives the digital input signal Din with a code of “011” (taking Binary code as an example), the decoding circuit 111 of the decoder 110 can decode the digital input signal Din to generate a corresponding Decode the signal. Since the decimal value corresponding to the encoding of the digital input signal Din is "3", the number of enabled current sources is 3. Moreover, since the value of the indication signal SP is "3", the control circuit 112 of the decoder 110 can decide to select three current sources (for example, current sources C3_1, C4_1, C5_1) starting from the third current source (for example, current source C3_1). ) to enable, and generate a control signal CS coded as “00111000” during the period T1 as shown in FIG. 7A . Since the values corresponding to the 3rd to 5th bit positions of the control signal CS are "1", it means that the 3rd to 5th current sources (eg, current sources C3_1, C4_1, C5_1) will be enabled to provide current output. In this regard, the analog output signal Aout may, for example, have a current value of 3×I during the period T1.

During the period T2, it is assumed that the random number generator 120 provides the random number signal RNS with a value of "1" to the change indicator 130, and the change indicator 130 can generate a value corresponding to the value (selection starting value) of "4" ( decimal) indication signal SP (the selection starting value is the result of adding 1 to the selection starting value of the previous cycle). When the decoder 110 still receives the encoded digital input signal Din with a value of “011”, the decoding circuit 111 of the decoder 110 may decode the digital input signal Din to generate a corresponding decoded signal. However, the decimal value corresponding to the encoding of the digital input signal Din is still "3", so the number of enabled current sources is three. Furthermore, since the value of the indication signal SP is “4” (shifted from “3” to “4”), the control circuit 112 of the decoder 110 can decide to select three current sources starting from the fourth one (for example, the current source C4_1). Current sources (such as current sources C4_1, C5_1, C6_1) are enabled to generate a control signal CS coded as “00011100” during the period T2 as shown in FIG. 7A. In this regard, the value corresponding to the 4th to 6th bit positions of the control signal CS is "1", thus indicating that the 4th to 6th current sources (such as current sources C4_1, C5_1, C6_1) will be enabled to provide current output. . In this regard, the analog output signal Aout may, for example, have a current value of 3×I during the period T2

During the period T3, it is assumed that the random number generator 120 provides the random number signal RNS with a value of "0" to the change indicator 130, and the change indicator 130 can generate a value corresponding to the value (selected starting value) of "4" ( decimal) indication signal SP (the selection start value is the same as the selection start maintenance (keep) value of the previous cycle). When the decoder 110 still receives the encoded digital input signal Din with the value “011”, the decoding circuit 111 of the decoder 110 may decode the digital input signal Din to generate a corresponding decoded signal. However, the decimal value corresponding to the encoding of the digital input signal Din is still "3", so the number of enabled current sources is three. Since the value of the indication signal SP is “4” (not shifted), the control circuit 112 of the decoder 110 continues to select three current sources (for example, current sources C4_1, C5_1, C5_1, C6_1) is enabled to generate a control signal CS coded as “00011100” during the period T3 as shown in FIG. 7A. In this regard, the value corresponding to the 4th to 6th bit positions of the control signal CS is "1", thus indicating that the 4th to 6th current sources (such as current sources C4_1, C5_1, C6_1) will be enabled to provide current output. . In this regard, the analog output signal Aout may, for example, have a current value of 3×I during the period T3

By analogy, during the period T4, the value of the indication signal SP is "4" (not shifted). The control circuit 112 of the decoder 110 may decide to select three current sources (for example, current sources C4_1, C5_1, C6_1) starting from the fourth current source (for example, current source C4_1) to enable, resulting in a cycle as shown in FIG. 7A The period of T4 is coded as the control signal CS of “00011100”. The value corresponding to the 4th to 6th bit positions of the control signal CS is "1", thus representing that the 4th to 6th current sources (eg, current sources C4_1, C5_1, C6_1) will be enabled to provide current output. In this regard, the analog output signal Aout may, for example, have a current value of 3×I during the period T4.

By analogy, during the period T5, the value of the indication signal SP is "5" (shifted from "4" to "5"). The control circuit 112 of the decoder 110 may decide to select three current sources (for example, current sources C5_1, C6_1, C7_1) starting from the fifth current source (for example, current source C5_1) to enable, resulting in a cycle as shown in FIG. 7A The period of T5 is coded as the control signal CS of “00001110”. In this regard, the value corresponding to the 5th to 7th bit position of the control signal CS is "1", thus indicating that the 5th to 7th current sources (such as current sources C5_1, C6_1, C7_1) will be enabled to provide current output. . In this regard, the analog output signal Aout may, for example, have a current value of 3×I during the period T5.

By analogy, during the period T6, the value of the indication signal SP is "6" (shifted from "5" to "6"). The control circuit 112 of the decoder 110 can decide to select three current sources (for example, current sources C6_1, C7_1, C8_1) starting from the sixth current source (for example, current source C6_1) to enable, resulting in a cycle as shown in FIG. 7A The period of T6 is coded as the control signal CS of “00000111”. In this regard, the value corresponding to the 6th to 8th bit position of the control signal CS is "1", thus indicating that the 6th to 8th current sources (such as current sources C6_1, C7_1, C8_1) will be enabled to provide current output. . In this regard, the analog output signal Aout may, for example, have a current value of 3×I during the period T6.

FIG. 7B is an operation example diagram of a digital-to-analog converter according to another embodiment of the present invention. Referring to FIG. 1 , FIG. 6 and FIG. 7B , this embodiment uses a 1×8 current source array as an example. The current source module 140 may, for example, include current sources C1_1, C2_1˜C8_1 as shown in FIG. 6 , and each of the current sources C1_1, C2_1˜C8_1 may be used to provide a current output of a current value I, for example.

As shown in FIG. 7B , during the period T1 , it is assumed that the random number generator 120 provides a random number signal RNS with a value of “0” to the change indicator 130 , and the change indicator 130 can generate a value corresponding to the value (select the starting value). ) is the indication signal SP of "3" (decimal system). When the decoder 110 receives the digital input signal Din with a code of “011” (taking Binary code as an example), the decoding circuit 111 of the decoder 110 can decode the digital input signal Din to generate a corresponding Decode the signal. Since the decimal value corresponding to the encoding of the digital input signal Din is "3", the number of enabled current sources is 3. Moreover, since the value of the indication signal SP is "3", the control circuit 112 of the decoder 110 can decide to select three current sources (for example, current sources C3_1, C4_1, C5_1) starting from the third current source (for example, current source C3_1). ) to enable, and generate the control signal CS coded as “00111000” during the period T1 as shown in FIG. 7B. In this regard, the value corresponding to the 3rd to 5th bit position of the control signal CS is "1", thus indicating that the 3rd to 5th current sources (such as current sources C3_1, C4_1, C5_1) will be enabled to provide current output. . In this regard, the analog output signal Aout may, for example, have a current value of 3×I during the period T1.

During the period T2, it is assumed that the random number generator 120 provides the random number signal RNS with a value of "1" to the change indicator 130, and the change indicator 130 can generate a value corresponding to the value (selection starting value) of "4" ( decimal) indication signal SP (the selection starting value is the result of adding 1 to the selection starting value of the previous cycle). When the decoder 110 receives the encoded digital input signal Din with a value of “101”, the decoding circuit 111 of the decoder 110 may decode the digital input signal Din to generate a corresponding decoded signal. However, the decimal value corresponding to the encoding of the digital input signal Din is "5", so the number of enabled current sources is 5. Moreover, since the value of the indication signal SP is "4" (shifted from "3" to "4"), the control circuit 112 of the decoder 110 can decide to select 5 starting from the 4th current source (for example, the current source C4_1). Current sources (such as current sources C4_1, C5_1, C6_1, C7_1, C8_1) are enabled to generate a control signal CS coded as “00011111” during the period T2 as shown in FIG. 7B. In this regard, the value corresponding to the 4th to 8th bit positions of the control signal CS is "1", thus indicating that the 4th to 8th current sources (such as current sources C4_1, C5_1, C6_1, C7_1, C8_1) will be enabled. And provide current output. In this regard, the analog output signal Aout may, for example, have a current value of 5×I during the period T2.

During the period T3, it is assumed that the random number generator 120 provides the random number signal RNS with a value of "0" to the change indicator 130, and the change indicator 130 can generate a value corresponding to the value (selected starting value) of "4" ( decimal) indication signal SP (the selection start value is the same as the selection start maintenance (keep) value of the previous cycle). When the decoder 110 receives the encoded digital input signal Din with a value of “010”, the decoding circuit 111 of the decoder 110 may decode the digital input signal Din to generate a corresponding decoded signal. However, the decimal value corresponding to the encoding of the digital input signal Din is "2", so the number of enabled current sources is 2. Moreover, since the value of the indication signal SP is "4" (not shifted), the control circuit 112 of the decoder 110 can decide to select two current sources (such as the current source C4_1) starting from the fourth current source (such as the current source C4_1). C4_1, C5_1) to enable, and generate the control signal CS coded as “00011000” during the period T3 as shown in FIG. 7B. In this regard, the value corresponding to the 4th to 5th bit positions of the control signal CS is "1", thus representing that the 4th to 5th current sources (eg, current sources C4_1 and C5_1) will be enabled to provide current output. In this regard, the analog output signal Aout may, for example, have a current value of 2×I during the period T3.

By analogy, during the period T4, the value of the indication signal SP is "4" (not shifted). The control circuit 112 of the decoder 110 may decide to select seven current sources (for example, current sources C4_1, C5_1, C6_1, C7_1, C8_1, C1_1, C2_1) starting from the fourth current source (for example, current source C4_1) to enable, and The control signal CS coded as "11011111" during the period T4 as shown in FIG. 7B is generated. In this regard, the values corresponding to the 1st to 2nd and 4th to 8th bit positions of the control signal CS are "1", therefore representing the 1st to 2nd and 4th to 8th current sources (for example, current sources C1_1, C2_1, C4_1, C5_1, C6_1, C7_1, C8_1) will be enabled to provide current output. In this regard, the analog output signal Aout may, for example, have a current value of 7×I during the period T3.

By analogy, during the period T5, the value of the indication signal SP is "5" (shifted from "4" to "5"). The control circuit 112 of the decoder 110 may decide to select seven current sources (such as current sources C5_1, C6_1, C7_1, C8_1, C1_1, C2_1, C3_1) starting from the fifth current source (such as current source C5_1) to enable, and A control signal CS coded as "11101111" during the period T5 as shown in FIG. 7B is generated. In this regard, the values corresponding to the 1st to 3rd and 5th to 8th bit positions of the control signal CS are "1", therefore representing the 1st to 3rd and 5th to 8th current sources (for example, current sources C1_1, C2_1, C3_1, C5_1, C6_1, C7_1, C8_1) will be enabled to provide current output. In this regard, the analog output signal Aout may, for example, have a current value of 7×I during the period T5.

By analogy, during the period T6, the value of the indication signal SP is "6" (shifted from "5" to "6"). The control circuit 112 of the decoder 110 may decide to select seven current sources (for example, current sources C6_1, C7_1, C8_1, C1_1, C2_1, C3_1, C4_1) starting from the sixth current source (for example, current source C6_1) to enable, and A control signal CS coded as "11110111" during the period T6 as shown in FIG. 7B is generated. In this regard, the values corresponding to the 1st to 4th and 6th to 8th bit positions of the control signal CS are "1", therefore representing the 1st to 4th and 6th to 8th current sources (for example, current sources C1_1, C2_1, C3_1, C4_1, C6_1, C7_1, C8_1) will be enabled to provide current output. In this regard, the analog output signal Aout may, for example, have a current value of 7×I during the period T6.

The embodiment of the present invention also uses virtual dynamic component matching (Pseudo DEM; PDEM) under the aforementioned random shifting method, and adds a virtual bit 810 to the encoding of the control signal CS. This virtual bit is located at the encoding of the digital input signal Din. bit position, and the value of this virtual bit 810 remains "0". Specifically, it can be seen from the periods T5 and T6 in Figure 7B that even if the binary (decimal) value corresponding to the encoding of the digital input signal Din is "111(7)", the encoding of the control signal CS is "11101111" respectively. , "1110111", that is, the encoding of the control signal CS is not all "1", because it has a dummy bit 810 with a value of "0". In this way, the control signal CS of the embodiment of the present invention is still different from the control signal CS of the previous stage in the case of random shifting, so that the same input value does not appear continuously in the embodiment of the present invention, making this implementation For example, the dynamic component matching method can still be used to change the position of the current source with random number changes, thereby preventing the dynamic component matching method from losing effectiveness.

Returning to FIG. 1 , the current source module 140 of the present invention can be implemented by a single-dimensional to multi-dimensional current source array, where each dimension can include multiple current sources. The random number signal RNS may include multiple values. The indication signal SP may include a plurality of selection starting values. The change indicator 130 can respectively determine based on these values whether the selected starting values of the indicating signal SP remain the same as the selected starting values of the previous cycle, or are different from the selected starting values of the previous cycle. The decoder 110 can respectively determine one of the multiple dimensions of the current source array as the starting selection object according to these selection starting values. The digital input signal Din may include multiple sets of codes. The decoder 110 can determine the number of current enablements in multiple dimensions of the current source array according to values corresponding to multiple sets of codes of the digital input signal Din (eg, decimal values). For example, FIG. 7A and FIG. 7B are implemented with a single-dimensional 1×8 current source array in an embodiment of the present invention. 8A to 8D are operation example diagrams of control signals according to an embodiment of the present invention, which uses a two-dimensional 8×8 current source array to implement digital-to-analog conversion with only a thermometer code function. device. Unary coding can also be called unary code. Users of this embodiment can expand the current source array to more dimensions according to their needs, for example, 3, 4, or even 5-dimensional current source arrays.

In the embodiment of FIGS. 8A to 8D , reference may be made to FIG. 1 and FIG. 6 simultaneously. In this embodiment, the current source module 140 has a two-dimensional current source array as an example (ie, N is 8 and M is N of 8. ×M (8×8) current source array). Moreover, it should be noted that the random number signal RNS may include a first numerical value and a second numerical value. The indication signal SP may include a first selection starting value and a second selection starting value. The change indicator 130 can determine whether the first selection starting value of the indication signal SP remains the same as the first selection starting value of the previous period or is different from the first selection starting value of the previous period according to the first value. The change indicator 130 may determine whether the second selection starting value of the indication signal SP remains the same as the second selection starting value of the previous period or is different from the second selection starting value of the previous period according to the second value.

In this embodiment, the decoder 110 can determine the starting selection object of these current sources in the first dimension according to the first selection starting value, that is, for example, selecting one of the rows as the starting selection object of a row, And the decoder 110 can determine the initial selection object of these current sources in the second dimension according to the second selection starting value, that is, for example, select one of the rows (column) as the initial selection object of a column.

In this embodiment, the digital input signal Din may include a first set of codes and a second set of codes. The decoder 110 can determine the current enabling quantities of these current sources according to the values corresponding to the first set of codes (eg, decimal values) and the values corresponding to the second set of codes (eg, decimal values) of the digital input signal Din. In some embodiments, the values corresponding to the first set of codes (such as decimal values) can be used to control the current enabling quantity of these current sources in the first dimension, and the values corresponding to the second set of codes (such as decimal values) are Used to control the amount of current enable for these current sources in the second dimension. In an embodiment of the present invention, other logic methods can also be used to determine the current enabling quantities of these current sources, such as the embodiments of FIG. 8A to FIG. 8D .

This embodiment is implemented using an 8×8 current source array, and a fixedly enabled current source can also be attached to adjust the intermediate code close to the current balance point. For example, when 32 current sources are enabled and the other 32 current sources are disabled, this embodiment will have an additional normally enabled current source to prevent the generated current from being exactly the middle value, so that the decimal encoding can be more accurate. is close to the center point. That is to say, when using an 8×8 current source array, this embodiment will also add an additional fixedly enabled current source, so 65 current sources will be used to implement the 8×8 current source array instead of 64 current sources. source.

Referring to FIG. 1 , FIG. 6 and FIG. 8A , this embodiment takes an 8×8 current source array as an example. The current source module 140 may include, for example, current sources C1_1˜C8_8 as shown in FIG. 6 , and each of the current sources C1_1˜C8_8 may, for example, be used to provide a current output of a current value I. The control signal CS may include encoding information of the encoding array 601 . Embodiments of the present invention may use the logic method described below to select the corresponding current source by using the encoding of the bit position converted by the digital input signal Din. As mentioned above, the digital input signal Din of this embodiment includes a first set of codes and a second set of codes. The first set of codes and the second set of codes can be presented using binary codes. In order to facilitate the explanation of FIGS. 8A to 8D of this embodiment, the first set of codes and the second set of codes are converted into decimal codes and column codes at the upper position of the row (for example, bit positions D1 to F1). ) decimal encoding of the upper position (e.g., bit positions D2 to F2).

Taking Figure 8A as the initial situation of this embodiment, the first set of codes and the second set of codes are both binary codes "000", so whether it is the upper position of the row (for example, the bit positions D1 to F1) or the upper position of the straight line ( For example, the decimal codes of bit positions D2 to F2) are all "00000000". In the first set of codes, the column upper position D1 is the "0" of the least significant bit (LSB), and the column upper position F1 is the "0" of the most significant bit (MSB). In the second set of codes, the first bit of the straight upper position D2 is the least significant bit (LSB), and the straight upper position F2 is expressed as the most significant bit (MSB).

In Figure 8B, the first group of codes (binary code "001") is converted into decimal "1", so the decimal code of the upper position of the row (for example, bit positions D1, D1-1, D1-2 to F1) is "10000000" ”, where bit position D1 is a “1” of the least significant bit (LSB) and bit position F1 is a “0” of the most significant bit (MSB).

On the other hand, the second group of codes (binary code "011") in Figure 8B is converted into decimal "3", so the decimal code of the straight upper position (for example, bit positions D2 to F2) is "11100000". The three bits at bit position D2 are "111", and the first bit at bit position D2 is the least significant bit (LSB). Bit position F2 represents the most significant bit (MSB) and is "0".

The encoding of the upper position of each row and the encoding of the upper position of each row in the encoding array 601 are used to correspond to the selected current source. Taking FIG. 8A as an example, this embodiment will first confirm the encoding of the upper position of the row, for example, confirm the bit positions D1, D1-1, D1-2 to F1 in sequence. When the encoding of the upper position of the column (for example, bit position D1) is "1", it means that all current sources on the column corresponding to the bit position D1 are enabled (turned on). For example, the bit positions D1 to F1 in Figure 8A are all "0", so there is no situation where the entire row of the encoding array 601 in Figure 8A is "1". In the encoding array 601 of Figure 8B, the first row in the encoding array 601 corresponding to the bit position D1 is all "1".

On the other hand, when the encoding of the upper position of the row (for example, bit position D1-1) is "0" that appears for the first time, it means that all current sources on the row corresponding to the bit position will follow the upper position of the row (for example, bit position D1-1). The coding of positions D2 to F2) enables part of the current sources to be enabled (turned on) and other parts of the current sources to be disabled (not turned on). Please see the row corresponding to the bit position D1 of the encoding array 601 in Figure 8A. All the codes in the row and the upper position of the row (bit positions D2 to F2) are all "0". On the other hand, please see the row corresponding to the bit position D1-1 of the encoding array 601 in Figure 8B. The first three codes in the row are "1", and the remaining codes in the row are "0". Therefore, the coding of the row is the same as The coding of bit positions D2 to F2 is identical. When the code at the upper position of the column (e.g., bit position D1-2) is "0" that does not appear for the first time, and the codes of multiple rows corresponding to bit position D1-2 are all "0", it means that the corresponding The current sources are not enabled (not turned on). Therefore, the encoding array 601 in Figure 8A shows that all current sources are not turned on, that is, the current sources in Figure 4 are all disabled; the encoding array 601 in Figure 8B shows 8+3＝ 11 current sources need to be turned on, thus turning on a total of 11 groups of current sources.

The embodiment of the present invention uses the aforementioned logic method to select the corresponding current source using the encoding of the bit position converted by the digital input signal Din. This embodiment can be used to selectively determine whether the encoding of the upper position of the row (e.g., bit position D1, D1-1, D1-2) is the first, second, or Xth occurrence of "0". The coding of the straight row is exactly the same as the coding of the bit positions D2 to F2, so as to realize the embodiment of the present invention, and is not limited to the foregoing logical method.

Returning to this embodiment, as shown in FIG. 8B , in the first cycle, it is assumed that the random number generator 120 provides a random number signal RNS with a first value of “0” and a second value of “0” to the change indicator. 130, and the change indicator 130 may generate an indication signal SP corresponding to the value (the first selection starting value) being "1" (decimal) and corresponding to the value (the second selection starting value) being "1" (decimal). . As mentioned above, when the decoder 110 receives a digital input having a first set of codes with a value of "001" (taking a binary code as an example) and a second set of codes with a value of "011" (taking a binary code as an example) When the signal Din is received, the decoding circuit 111 of the decoder 110 may decode the digital input signal Din to generate a corresponding decoded signal. Since the total number of current sources that need to be enabled is 8+3=11, the decimal value corresponding to the first group of codes of the digital input signal Din is "1" to represent a group of 8 current sources in a row. is turned on, and the decimal value corresponding to the second set of codes of the digital input signal Din is "3" to indicate that it is responsible for turning on 3 sets of current sources. Furthermore, since the value of the indication signal SP is "1" (the first selection starting value) and "1" (the second selection starting value), the decoder 110 can decide to convert the values of columns 1-8 in the first row. All 8 groups of current sources (such as current sources C1_1 ~ C1_8) are enabled, and it is decided to enable the current sources in columns 1-3 in row 2, that is, select 3 starting from the first current source in row 2 A current source (for example, current sources C2_1˜C2_3) is enabled to generate a control signal CS corresponding to the encoding array 601 during the first cycle as shown in FIG. 8B .

In this regard, in this embodiment, the value corresponding to the upper position D1 of the row in the first group of codes is "1", which means that the 1st to 8th current sources (for example, current sources C1_1 to C1_8) in the 1st row will be triggered. Can provide current output. Moreover, the value corresponding to the straight upper position D2 in the second group of codes is "111", which means that the first to third current sources (for example, current sources C2_1 to C2_3) in the second row will be enabled to provide current output. In this way, the analog output signal Aout can, for example, have a current value of 11×I during the first cycle, and if calculated by incorporating the 65th group of fixedly turned on current sources added, the total current value is 11×I+I= 12×I.

Next, refer to FIG. 1 and FIG. 8C. As shown in FIG. 8C , in the second cycle, it is assumed that the random number generator 120 provides a random number signal RNS with a first value of “0” and a second value of “1” to the change indicator 130 , so the change indicator 130 will generate an indication signal SP corresponding to the value (first selected starting value) being "1" (decimal) and corresponding to the value (second selected starting value) being "2" (decimal). When the decoder 110 receives the digital input signal Din having a first set of codes with a value of “001” and a second set of codes with a value of “011”, the decoding circuit 111 of the decoder 110 may interpret the digital input signal Din. code to generate the corresponding decoded signal. In this embodiment, the decimal value corresponding to the first set of codes of the digital input signal Din is "1" to indicate the activation of a group of 8 current sources in a whole row, and the second set of codes of the digital input signal Din corresponds to The decimal value is "3" to indicate the opening of 3 groups of current sources. Furthermore, since the values of the indication signal SP are “1” (the first selection starting value) and “2” (the second selection starting value), the decoder 110 can determine all the current sources (for example, current sources) in the first row. C1_1~C1_8) are all enabled, and 3 current sources (such as current sources C2_2~C2_4) are selected starting from the current source in row 2 and column 2 to enable (for example, from the first group of codes by the aforementioned segment mechanism The next bit position of the middle row upper position D1' and the corresponding current source marked by the straight row upper position D2' in the second group of codes), and generate a signal corresponding to the code array 602 during the second cycle as shown in Figure 8C control signal CS.

In this regard, in this embodiment, the value corresponding to the upper position D1' of the row in the first set of codes is "1", and the value "0" corresponding to the upper position F1' of the row in the first set of codes is maintained (keep ) at the same position (because the first value of the random number signal RNS is “0”), therefore, the 1st to 8th current sources (such as current sources C1_1 to C1_8) representing row 1 will be enabled to provide current output. In this embodiment, the value corresponding to the bit position D2' of the 2nd to 4th columns in the second group of codes is "1", and the original default value of the bit position of the 8th column in the second group of codes is "0" (bit position F2 in Figure 8B) is cyclically shifted to bit position F2' in the first column of the second set of codes in Figure 8C (because the second value of the random number signal RNS is "1"). Therefore, the 2nd to 4th current sources (eg, current sources C2_2 to C2_4) representing row 2 will be enabled to provide current output. In this way, the analog output signal Aout may have, for example, a current value of 11×I during the second cycle, but it is provided by a current source at a different position compared to FIG. 8B , and if the 65th group added is fixedly turned on Calculating the current source, the total current value is 11×I+I=12×I.

Or, refer to Figure 1 and Figure 8D. As shown in FIG. 8D , in the second period, it is assumed that the random number generator 120 provides a random number signal RNS with a first value of “1” and a second value of “0” to the change indicator 130 , and the change indicator 130 may generate an indication signal SP corresponding to the value (the first selection starting value) being "2" (decimal) and corresponding to the value (the second selection starting value) being "1" (decimal). When the decoder 110 receives the digital input signal Din having a first set of codes with a value of “001” and a second set of codes with a value of “011”, the decoding circuit 111 of the decoder 110 may interpret the digital input signal Din. code to generate the corresponding decoded signal. In this embodiment, the decimal value corresponding to the first set of codes of the digital input signal Din is "1", which indicates that a group of eight current sources in a row will be turned on, and the second set of codes of the digital input signal Din The corresponding decimal value is "3" to indicate the activation of 3 sets of current sources. Furthermore, since the values of the indication signal SP are “2” (the first selection starting value) and “1” (the second selection starting value), the decoder 110 can determine all the current sources (for example, current sources) in the second row. C2_1～C2_8) are all enabled, and the current elements in columns 1 to 3 in row 3 are controlled and enabled, that is, 3 current sources are selected starting from the first current source in row 3 (for example, current source C3_1～C3_3) to enable, and generate the control signal CS corresponding to the encoding array 603 during the second period as shown in FIG. 8D.

In this regard, in this embodiment, the value corresponding to the bit position D1" of the second row on the horizontal column in the first group of codes is "1". Originally, the default value of the bit position D1" on the eighth row of the first group of codes was "0" (bit position F1 in Figure 8A) is cyclically shifted to bit position F1" in row 1 of the first set of codes in Figure 8D (because the first value of the random number signal RNS is "1"). Therefore, the 1st to 8th current sources (eg, current sources C2_1 to C2_8) representing row 2 will be enabled to provide current output. Moreover, the values corresponding to the bit positions D2" of the first to third columns in the second group of codes are all "1", and the values "0" corresponding to the position F2" in the second group of codes remain ( keep) at the same position (because the second value of the random number signal RNS is "0"), therefore, the 1st to 3rd current sources (such as current sources C3_1 to C3_3) representing the 3rd row will be enabled to provide current output. . In this way, the analog output signal Aout may, for example, have a current value of 11I during the second period, but it is provided by a current source at a different position compared with FIG. 8B and FIG. 8C , and if the 65th group added is fixed Calculating the current source that is turned on, the total current value is 11×I+I=12×I.

In summary, the digital-to-analog converter and its operating method of the present invention can generate an indication signal by using a random number signal by changing the indicator, and can generate a corresponding control signal according to the digital input signal and the indication signal through the decoder, so as to change the control signal over time. A random displacement selection method that changes (operating cycle) enables at least one of the plurality of current sources. Therefore, the analog output signal generated by the digital-to-analog converter of the present invention can have better integral nonlinearity and spurious-free dynamic range performance.

Finally, it should be noted that the above embodiments are only used to illustrate the technical solution of the present invention, but not to limit it. Although the present invention has been described in detail with reference to the foregoing embodiments, those of ordinary skill in the art should understand that: The technical solutions described in the foregoing embodiments can still be modified, or some or all of the technical features can be equivalently replaced; and these modifications or substitutions do not deviate from the essence of the corresponding technical solutions from the technical solutions of the embodiments of the present invention. scope.

Claims (24)

1. A digital-to-analog converter, characterized by comprising: Current source module; A decoder, coupled to the current source module, and receiving a digital input signal; a change indicator coupled to the decoder and providing an indication signal to the decoder; and a random number generator coupled to the change indicator and providing a random number signal to the change indicator, The change indicator generates the indication signal according to the random number signal, and the decoder generates a control signal to the current source module according to the digital input signal and the indication signal, so that the current source A module generates an analog output signal corresponding to the digital input signal based on the control signal. 2. The digital-to-analog converter according to claim 1, wherein the current source module includes a plurality of current sources, and the plurality of current sources are arranged in sequence, The decoder determines the number of current source enablements according to the value corresponding to the encoding of the digital input signal, and the decoder determines which of the plurality of current sources is based on the selection starting value of the indication signal. One of them is used as the initial selection object, and whether to select other current sources sequentially from the initial selection object is determined according to the number of current source enablements, so that at least one of the plurality of current sources is enabled. And provide current output. 3. The digital-to-analog converter according to claim 2, wherein the change indicator determines whether the selection starting value of the indication signal remains the same as the selection starting value of the previous cycle according to the random number signal. , or different from the selected starting value of the previous period. 4. The digital-to-analog converter according to claim 3, wherein when the change indicator determines the selection starting value of the indication signal and the selection starting value of the previous cycle according to the random number signal Otherwise, the selection starting value is the result of adding 1 to the selection starting value of the previous period. 5. The digital-to-analog converter according to claim 2, wherein the plurality of current sources form a 1×M current source array, and M is a positive integer. 6. The digital-to-analog converter according to claim 2, wherein the plurality of current sources form an N×M current source array, and M and N are positive integers. 7. The digital-to-analog converter of claim 2, wherein the digital input signal includes a plurality of sets of codes, The decoder determines current enabling quantities in multiple dimensions of the current source array according to respective values corresponding to the plurality of sets of codes of the digital input signal. 8. The digital-to-analog converter of claim 2, wherein the indication signal includes a plurality of selection starting values, The decoder determines one of multiple dimensions of the current source array as a starting selection object according to the plurality of selection starting values. 9. The digital-to-analog converter of claim 8, wherein the random number signal includes a plurality of numerical values, The change indicator determines whether the plurality of selection starting values of the indication signal remain the same as the selection starting values of the previous period according to the plurality of values, or whether they are the same as the selection starting values of the previous period. The initial value is different. 10. The digital-to-analog converter of claim 1, wherein the random number generator includes: Multiple displacement buffers; and logic gate, wherein the plurality of displacement buffers are arranged in series with each other, The logic gate feedbacks an output terminal of a portion of the plurality of displacement buffers back to the plurality of displacement buffers as an input terminal of a first stage of the plurality of displacement buffers, The output end of the last stage of the plurality of displacement buffers provides the random number signal, and the random number signal is a 1-bit signal. 11. The digital-to-analog converter of claim 1, wherein the change indicator includes a plurality of D-type flip-flops arranged in sequence, The respective input terminals of the plurality of D-type flip-flops are coupled to the output terminals of the corresponding previous stage D-type flip-flops, and the respective frequency input terminals of the plurality of D-type flip-flops receive the random number signal. , the setting terminal of the first stage of the plurality of D-type flip-flops receives the reset signal, and the respective reset terminals of the other stages of the plurality of D-type flip-flops receive the reset signal. 12. The digital-to-analog converter according to claim 1, wherein the change indicator further adds a dummy bit to the indication signal, the dummy bit being located at a bit before the bit position indicated by the encoding of the digital input signal , and the dummy bit is set to a value of 0. 13. An operating method of a digital-to-analog converter, comprising: Provide a random number signal through a random number generator; Generate an indication signal according to the random number signal by changing the indicator; receiving a digital input signal and the indication signal through a decoder; The decoder generates a control signal to the current source module according to the digital input signal and the indication signal; and The current source module generates an analog output signal corresponding to the digital input signal according to the control signal. 14. The operating method according to claim 13, wherein the current source module includes a plurality of current sources, and the plurality of current sources are arranged in sequence, wherein the step of generating the control signal includes: The decoder determines the current source enabling quantity according to the value corresponding to the encoding of the digital input signal; The decoder determines one of the plurality of current sources as the initial selection object according to the selection starting value of the indication signal; and The decoder determines whether to select other current sources sequentially from the initial selection object according to the current source enable number, so that at least one of the plurality of current sources is enabled to provide a current output. . 15. The operating method according to claim 14, wherein the change indicator determines whether the selection starting value of the indication signal remains the same as the selection starting value of the previous period according to the random number signal, or Different from the selected starting value of the previous period. 16. The operating method according to claim 15, wherein when the change indicator determines that the selection starting value of the indication signal is different from the selection starting value of the previous period according to the random number signal , the selection starting value is the result of adding 1 to the selection starting value of the previous period. 17. The operating method according to claim 14, wherein the plurality of current sources form a 1×M current source array, and M is a positive integer. 18. The operating method according to claim 14, wherein the plurality of current sources form an N×M current source array, and M and N are positive integers. 19. The operating method of claim 14, wherein the digital input signal includes a plurality of sets of codes, and the step of generating the control signal further includes: The decoder determines the respective current enabling quantities in multiple dimensions of the current source array according to values corresponding to the plurality of sets of codes of the digital input signal. 20. The operating method according to claim 14, wherein the indication signal includes a plurality of selection starting values, and the step of generating the control signal further includes: The decoder determines one of multiple dimensions of the current source array as the initial selection object according to the multiple selection starting values. 21. The operating method of claim 20, wherein the random number signal includes a plurality of numerical values, The change indicator determines whether the plurality of selection starting values of the indication signal remain the same as the selection starting values of the previous period according to the plurality of values, or whether they are the same as the selection starting values of the previous period. The initial value is different. 22. The operating method of claim 13, wherein the random number generator includes: Multiple displacement buffers; and logic gate, wherein the plurality of displacement buffers are arranged in series with each other, The logic gate feedbacks an output terminal of a portion of the plurality of displacement buffers back to the plurality of displacement buffers as an input terminal of a first stage of the plurality of displacement buffers, The output end of the last stage of the plurality of displacement buffers provides the random number signal, and the random number signal is a 1-bit signal. 23. The operating method according to claim 13, wherein the change indicator includes a plurality of D-type flip-flops arranged in sequence, and the step of generating the indication signal includes: The respective input terminals of the plurality of D-type flip-flops are coupled to the output terminal of the corresponding D-type flip-flop of the previous stage; Receive the random number signal through respective frequency input terminals of the plurality of D-type flip-flops; and The reset signal is received through the setting terminal of the first stage of the plurality of D-type flip-flops, and the reset signal is received through the respective reset terminals of other stages of the plurality of D-type flip-flops. 24. The operating method according to claim 13, the step of generating the control signal to the current source module through the decoder according to the digital input signal and the indication signal includes: A dummy bit is added to the indication signal, the dummy bit is located at the previous bit of the bit position indicated by the encoding of the digital input signal, and the dummy bit is set to a value of 0.