[go: up one dir, main page]

CN117116994B - A trench silicon carbide MOSFET and its manufacturing process - Google Patents

A trench silicon carbide MOSFET and its manufacturing process Download PDF

Info

Publication number
CN117116994B
CN117116994B CN202311358779.XA CN202311358779A CN117116994B CN 117116994 B CN117116994 B CN 117116994B CN 202311358779 A CN202311358779 A CN 202311358779A CN 117116994 B CN117116994 B CN 117116994B
Authority
CN
China
Prior art keywords
trench
drain
source
positioning
terminal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202311358779.XA
Other languages
Chinese (zh)
Other versions
CN117116994A (en
Inventor
李伟
高苗苗
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shenzhen Guanyu Semiconductor Co ltd
Original Assignee
Shenzhen Guanyu Semiconductor Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shenzhen Guanyu Semiconductor Co ltd filed Critical Shenzhen Guanyu Semiconductor Co ltd
Priority to CN202311358779.XA priority Critical patent/CN117116994B/en
Publication of CN117116994A publication Critical patent/CN117116994A/en
Application granted granted Critical
Publication of CN117116994B publication Critical patent/CN117116994B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/60Insulated-gate field-effect transistors [IGFET]
    • H10D30/637Lateral IGFETs having no inversion channels, e.g. buried channel lateral IGFETs, normally-on lateral IGFETs or depletion-mode lateral IGFETs
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/01Manufacture or treatment
    • H10D30/021Manufacture or treatment of FETs having insulated gates [IGFET]
    • H10D30/027Manufacture or treatment of FETs having insulated gates [IGFET] of lateral single-gate IGFETs
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/17Semiconductor regions connected to electrodes not carrying current to be rectified, amplified or switched, e.g. channel regions
    • H10D62/213Channel regions of field-effect devices
    • H10D62/221Channel regions of field-effect devices of FETs
    • H10D62/235Channel regions of field-effect devices of FETs of IGFETs
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/80Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
    • H10D62/83Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being Group IV materials, e.g. B-doped Si or undoped Ge
    • H10D62/832Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being Group IV materials, e.g. B-doped Si or undoped Ge being Group IV materials comprising two or more elements, e.g. SiGe
    • H10D62/8325Silicon carbide

Landscapes

  • Electrodes Of Semiconductors (AREA)

Abstract

本发明公开了一种沟槽型碳化硅MOSFET及其制作工艺,本发明涉及半导体器件技术领域,包括:基板,所述基板的顶部设置有用于安装源极端子的源极沟槽,和用于安装漏极端子的漏极沟槽,所述源极端子的顶部通过栅极端子与所述漏极端子的顶部连接,所述基板的底部设置有主体端子,当MOSFET为耗尽型时,所述基板的顶部还设置有填充导电介质的导电沟;当MOSFET为增强型时,所述源极沟槽和所述漏极沟槽之间被所述基板隔开;所述源极沟槽和所述漏极沟槽上均设置有外延区域。通过增加外延区域,缩短电路通道的长度,在Vg相同的情况下,当达到饱和电流的时候,电路通道的最小厚度Dh大于常规的MOSFET的电路通道的最小厚度Dc,从而能够使生产的MOSFET可以通过更大的饱和电流。

The invention discloses a trench-type silicon carbide MOSFET and a manufacturing process thereof. The invention relates to the technical field of semiconductor devices and includes: a substrate, the top of which is provided with a source trench for installing source terminals; The drain trench of the drain terminal is installed. The top of the source terminal is connected to the top of the drain terminal through the gate terminal. The bottom of the substrate is provided with a body terminal. When the MOSFET is a depletion mode, the The top of the substrate is also provided with a conductive trench filled with conductive medium; when the MOSFET is an enhancement type, the source trench and the drain trench are separated by the substrate; the source trench and The drain trenches are each provided with an epitaxial region. By increasing the epitaxial area and shortening the length of the circuit channel, under the same Vg condition, when the saturation current is reached, the minimum thickness Dh of the circuit channel is greater than the minimum thickness Dc of the circuit channel of conventional MOSFETs, so that the produced MOSFET can through greater saturation current.

Description

一种沟槽型碳化硅MOSFET及其制作工艺A trench silicon carbide MOSFET and its manufacturing process

技术领域Technical field

本发明涉及半导体器件技术领域,更具体地说,本发明涉及一种沟槽型碳化硅MOSFET及其制作工艺。The present invention relates to the technical field of semiconductor devices, and more specifically, the present invention relates to a trench silicon carbide MOSFET and its manufacturing process.

背景技术Background technique

沟槽型MOSFET作为一种垂直结构器件,拥有开关速度快、频率性能好、输入阻抗高、驱动功率小、温度特性好、无二次击穿问题等优点,已经在稳压器、电源管理模块、机电控制、显示控制、汽车电子等领域得到了广泛的应用。MOSFET的源极和漏极之间存在电路通道,随着漏极端子的电压的增加, MOSFET的漏极和基板的耗尽区会因为反向偏置而增加,从而导致电路通道宽度减小,限制电荷流动,进而导致电流减小,直至达到饱和电流,通常我们采用调整阈值电压的方式,增加电路通道的宽度,进而调整通过电路通道的饱和电流大小。但是这样需要栅极端子的电源可控才行,如何在不调整阈值电压的情况下获得更大的饱和电流,并且生产能满足该条件的MOSFET是本发明要解决的技术问题。因此,有必要提出一种沟槽型碳化硅MOSFET及其制作工艺,以至少部分地解决现有技术中存在的问题。As a vertical structure device, trench MOSFET has the advantages of fast switching speed, good frequency performance, high input impedance, low driving power, good temperature characteristics, and no secondary breakdown problem. It has been used in voltage regulators and power management modules. , electromechanical control, display control, automotive electronics and other fields have been widely used. There is a circuit channel between the source and drain of the MOSFET. As the voltage at the drain terminal increases, the drain of the MOSFET and the depletion region of the substrate will increase due to reverse bias, resulting in a reduction in the width of the circuit channel. To limit the flow of charge, which in turn causes the current to decrease until it reaches saturation current, we usually adjust the threshold voltage to increase the width of the circuit channel, thereby adjusting the saturation current through the circuit channel. However, this requires the power supply of the gate terminal to be controllable. How to obtain a larger saturation current without adjusting the threshold voltage and produce a MOSFET that can meet this condition is a technical problem to be solved by the present invention. Therefore, it is necessary to propose a trench silicon carbide MOSFET and its manufacturing process to at least partially solve the problems existing in the prior art.

发明内容Contents of the invention

在发明内容部分中引入了一系列简化形式的概念,这将在具体实施方式部分中进一步详细说明。本发明的发明内容部分并不意味着要试图限定出所要求保护的技术方案的关键特征和必要技术特征,更不意味着试图确定所要求保护的技术方案的保护范围。This summary introduces a series of concepts in a simplified form that are further described in detail in the detailed description. The summary of the present invention is not intended to limit the key features and necessary technical features of the claimed technical solution, nor is it intended to determine the protection scope of the claimed technical solution.

为至少部分地解决上述问题,本发明提供了一种沟槽型碳化硅MOSFET,包括:基板,所述基板的顶部设置有用于安装源极端子的源极沟槽,和用于安装漏极端子的漏极沟槽,所述源极端子的顶部通过栅极端子与所述漏极端子的顶部连接,所述基板的底部设置有主体端子,In order to at least partially solve the above problems, the present invention provides a trench-type silicon carbide MOSFET, including: a substrate, a source trench for installing a source terminal is provided on the top of the substrate, and a drain terminal is installed on the top of the substrate. the drain trench, the top of the source terminal is connected to the top of the drain terminal through the gate terminal, and the bottom of the substrate is provided with a body terminal,

当MOSFET为耗尽型时,所述基板的顶部还设置有填充导电介质的导电沟,所述源极沟槽和所述漏极沟槽通过所述导电沟连通,所述栅极端子与所述源极端子、所述漏极端子均与所述导电沟连接;When the MOSFET is depletion mode, a conductive trench filled with conductive medium is also provided on the top of the substrate. The source trench and the drain trench are connected through the conductive trench, and the gate terminal is connected to the conductive trench. The source terminal and the drain terminal are both connected to the conductive trench;

当MOSFET为增强型时,所述源极沟槽和所述漏极沟槽之间被所述基板隔开,所述源极端子通过所述栅极端子与所述漏极端子连接;When the MOSFET is an enhancement type, the source trench and the drain trench are separated by the substrate, and the source terminal is connected to the drain terminal through the gate terminal;

所述源极沟槽和所述漏极沟槽上均设置有外延区域。Epitaxial regions are provided on both the source trench and the drain trench.

优选的是,所述源极沟槽为竖直槽,所述源极沟槽靠近所述漏极沟槽的侧壁上设置有外延区域,所述外延区域由所述源极沟槽向所述漏极沟槽方向延伸。Preferably, the source trench is a vertical trench, and an epitaxial region is provided on a side wall of the source trench close to the drain trench, and the epitaxial region extends from the source trench to the The drain trench direction extends.

优选的是,所述漏极沟槽为竖直槽,所述漏极沟槽靠近所述源极沟槽的侧壁上设置有外延区域,所述外延区域由所述漏极沟槽向所述源极沟槽方向延伸。Preferably, the drain trench is a vertical trench, and an epitaxial region is provided on a side wall of the drain trench close to the source trench, and the epitaxial region extends from the drain trench to the The source trench extends in the direction.

优选的是,所述源极端子和所述漏极端子之间设置有介电层,所述栅极端子设置在所述介电层的上方。Preferably, a dielectric layer is provided between the source terminal and the drain terminal, and the gate terminal is provided above the dielectric layer.

一种沟槽型碳化硅MOSFET的制作工艺,步骤如下:A manufacturing process of trench silicon carbide MOSFET, the steps are as follows:

S1:通过湿法刻蚀设备,对涂胶后的基板进行刻蚀,形成源极沟槽和漏极沟槽;S1: Use wet etching equipment to etch the glue-coated substrate to form source trenches and drain trenches;

S2:将湿法刻蚀后的基板放在干法刻蚀设备内,并通过夹持在基板上的定位组件与干法刻蚀设备内的固定组件连接、定位;S2: Place the wet-etched substrate in the dry etching equipment, and connect and position it with the fixed components in the dry etching equipment through the positioning component clamped on the substrate;

S3:通过干法刻蚀设备对源极沟槽和漏极沟槽进行再加工,形成带有外延区域的源极沟槽和带有外延区域的漏极沟槽;S3: Reprocess the source trench and drain trench through dry etching equipment to form a source trench with an epitaxial region and a drain trench with an epitaxial region;

S4:向源极沟槽和漏极沟槽内注入离子、沉积源极端子和漏极端子。S4: Inject ions into the source trench and drain trench, and deposit source terminals and drain terminals.

优选的是,步骤S1中,通过湿法刻蚀设备制作的源极沟槽和漏极沟槽为V形槽。Preferably, in step S1, the source trench and the drain trench produced by wet etching equipment are V-shaped trenches.

优选的是,步骤S2中,夹持在基板上的定位组件由固定板和设置在固定板上的定位矩阵组成,固定板的一面与基板进行夹持、固定,另一面通过所述定位矩阵与干法刻蚀设备上的固定组件连接、定位,所述定位矩阵由若干个四棱锥组成。Preferably, in step S2, the positioning assembly clamped on the base plate is composed of a fixed plate and a positioning matrix arranged on the fixed plate. One side of the fixed plate is clamped and fixed to the base plate, and the other side is connected to the base plate through the positioning matrix. The fixed components on the dry etching equipment are connected and positioned, and the positioning matrix is composed of several quadrangular pyramids.

优选的是,干法刻蚀设备内的所述固定组件由定位层和固定层组成,所述定位层设置在所述固定层的上方,所述定位层的顶面设置有与所述定位矩阵相适应的定位槽矩阵,所述定位槽矩阵由若干个贯穿所述定位层,并延伸至所述固定层内的定位槽组成,所述定位槽的形状与所述定位矩阵上的四棱锥的形状相适应,所述定位层和所述固定层之间设置有定位通道,所述定位槽矩阵内的定位槽均通过所述定位通道连通;Preferably, the fixing component in the dry etching equipment is composed of a positioning layer and a fixing layer. The positioning layer is arranged above the fixing layer. The top surface of the positioning layer is provided with the positioning matrix. A suitable positioning slot matrix, which is composed of several positioning slots that penetrate the positioning layer and extend into the fixed layer. The shape of the positioning slots is consistent with the shape of the quadrangular pyramid on the positioning matrix. The shape is suitable, and a positioning channel is provided between the positioning layer and the fixed layer, and the positioning grooves in the positioning groove matrix are all connected through the positioning channel;

所述定位通道内填充有弹性体,The positioning channel is filled with elastomer,

或所述定位通道延伸至所述定位层的侧壁,并与抽真空设备连接。Or the positioning channel extends to the side wall of the positioning layer and is connected to the vacuuming equipment.

优选的是,步骤S3中,干法刻蚀设备对源极沟槽和漏极沟槽进行偏心刻蚀,未被干法刻蚀到的V型部位形成外延区域。Preferably, in step S3, the dry etching equipment performs eccentric etching on the source trench and the drain trench, and the V-shaped parts that are not dry etched form an epitaxial region.

优选的是,步骤S4中,向源极沟槽和漏极沟槽内注入离子,定义源、漏区,然后沉积源极金属、漏极金属和栅极端子。Preferably, in step S4, ions are implanted into the source trench and the drain trench to define the source and drain regions, and then the source metal, the drain metal and the gate terminal are deposited.

相比现有技术,本发明至少包括以下有益效果:Compared with the prior art, the present invention at least includes the following beneficial effects:

本发明由基板、设置在源极沟槽内的源极端子、设置在漏极沟槽内的漏极端子、连接在基板上的主体端子、连接在源极端子和漏极端子之间的介电层,以及连接在介电层上方的栅极端子组成。需要注意的是,源极端子和漏极端子在结构上相同,因此无需特意区分源极端子和漏极端子,即,一个作为源极端子使用,另一个自然而然就作为漏极端子使用。以增强型N通道为例,即源极端子和漏极端子采用N型半导体,基板采用P型半导体。源极端子和主体端子电连接,电源可以连接在漏极端子(与正极连接)和源极端子(与负极连接)之间,此时漏极端子和源极端子之间的电压为Vd,因为电源增加了漏极端子的电势,所以会导致漏极端子与基板之间的耗尽区增加,因此电流不会从漏极端子进入到源极端子内,从而使MOSFET处于断开状态(常闭),为了能够使电流从漏极端子到达源极端子,就需要再建立一个通道,我们在栅极端子和源极端子之间加设一个电源,正极与栅极端子连接,负极与源极端子连接,此时栅极端子和源极端子之间的电压为Vg,因为存在介电层,所以电子无法从基板流向栅极端子,介电层除了可以阻挡电子,还可以增加电子上的电荷(类似于电容器),从而吸引更多电子,因为栅极端子处的基板聚集了大量的自由电子,从而使栅极端子附近的基板变为负或N型半导体,进而在基板内形成将源极端子和漏极端子连接的电路通道(类似于导电沟),以便电流可以从漏极端子流向源端子形成通路,即,开关打开。我们可以通过改变Vg来调整栅极端子的电压,从而改变电路通道的厚度,能够形成电路通道的电压,我们称之为阈值电压,当电路通路连通时,MOSFET处于欧姆或线性区域,在该区域内,遵循欧姆定律。The invention consists of a substrate, a source terminal arranged in the source trench, a drain terminal arranged in the drain trench, a body terminal connected to the substrate, and an intermediary connected between the source terminal and the drain terminal. It consists of an electrical layer and a gate terminal connected above the dielectric layer. It should be noted that the source terminal and the drain terminal are structurally the same, so there is no need to specifically distinguish the source terminal and the drain terminal, that is, one is used as the source terminal, and the other is naturally used as the drain terminal. Taking the enhancement mode N channel as an example, that is, the source terminal and drain terminal use N-type semiconductor, and the substrate uses P-type semiconductor. The source terminal and the body terminal are electrically connected, and the power supply can be connected between the drain terminal (connected to the positive electrode) and the source terminal (connected to the negative electrode). At this time, the voltage between the drain terminal and the source terminal is Vd, because The power supply increases the potential of the drain terminal, so it causes the depletion region between the drain terminal and the substrate to increase, so the current does not flow from the drain terminal into the source terminal, leaving the MOSFET in the off state (normally closed). ), in order to allow the current to flow from the drain terminal to the source terminal, another channel needs to be established. We add a power supply between the gate terminal and the source terminal. The positive electrode is connected to the gate terminal, and the negative electrode is connected to the source terminal. connection, the voltage between the gate terminal and the source terminal is Vg at this time. Because of the existence of the dielectric layer, electrons cannot flow from the substrate to the gate terminal. In addition to blocking electrons, the dielectric layer can also increase the charge on the electrons ( Similar to a capacitor), thereby attracting more electrons because the substrate at the gate terminal collects a large number of free electrons, causing the substrate near the gate terminal to become a negative or N-type semiconductor, which in turn forms a source terminal within the substrate A circuit channel (similar to a conductive trench) connected to the drain terminal so that current can flow from the drain terminal to the source terminal to form a path, that is, the switch is open. We can adjust the voltage of the gate terminal by changing Vg, thereby changing the thickness of the circuit channel, which can form the voltage of the circuit channel, which we call the threshold voltage. When the circuit channel is connected, the MOSFET is in the ohmic or linear region. In this region within, following Ohm's law.

此时会出现一个问题,即随着电压的增加,漏极端子和基板(电路通道部分)的耗尽区会随着反向偏置而增加,如图3所示,并且电路通道内的耗尽区会由漏极端子向源极端子方向增加,从而减小了通道的宽度,限制电荷流动,导致电流减小(耗尽型通过导电沟改变电流大小的原理相同,只不过耗尽型需要负栅极电压,来实现断路),当电压增加的时候,电路通道会被耗尽区完全封堵,我们称为夹断效应,不过实际应用的时候,电路通道并不会完全封闭,而是会形成恒定的饱和电流,产生饱和电流的电压为饱和电压。为了增加饱和电流的大小,一般采用加大栅极端子的阈值电压,来增加电路通道的宽度,进而增加饱和电流的大小。因为该方法需要改变Vg,所以我们提出一种在相同Vg下改变饱和电流的实施方式,即,我们在源极沟槽和漏极沟槽上加设了外延区域,如图4所示,通过增加外延区域,缩短漏极沟槽和漏极沟槽在端面上的距离,进而缩短电路通道的长度,在Vg相同的情况下,当达到饱和电流的时候,电路通道的最小厚度Dh大于常规加工方式加工的MOSFET的电路通道的最小厚度Dc,如图5所示。从而实现在不改变Vg的情况下,能够使生产的MOSFET可以通过更大的饱和电流。A problem will arise at this time, that is, as the voltage increases, the depletion area of the drain terminal and the substrate (circuit channel part) will increase with reverse bias, as shown in Figure 3, and the depletion area in the circuit channel The depletion area will increase from the drain terminal to the source terminal, thereby reducing the width of the channel, limiting the flow of charge, resulting in a decrease in current (the principle of changing the size of the current through the conductive trench in the depletion mode is the same, but the depletion mode requires Negative gate voltage to achieve circuit break), when the voltage increases, the circuit channel will be completely blocked by the depletion region, which we call the pinch-off effect. However, in actual application, the circuit channel will not be completely closed, but A constant saturation current will be formed, and the voltage that generates the saturation current is the saturation voltage. In order to increase the size of the saturation current, the threshold voltage of the gate terminal is generally increased to increase the width of the circuit channel, thereby increasing the size of the saturation current. Because this method requires changing Vg, we propose an implementation method of changing the saturation current under the same Vg, that is, we add epitaxial regions on the source trench and drain trench, as shown in Figure 4. Increase the epitaxial area and shorten the distance between the drain trench and the drain trench on the end surface, thereby shortening the length of the circuit channel. Under the same Vg condition, when the saturation current is reached, the minimum thickness Dh of the circuit channel is greater than conventional processing The minimum thickness Dc of the circuit channel of the MOSFET processed in this way is shown in Figure 5. In this way, the produced MOSFET can pass a larger saturation current without changing Vg.

本发明所述的沟槽型碳化硅MOSFET及其制作工艺,本发明的其它优点、目标和特征将部分通过下面的说明体现,部分还将通过对本发明的研究和实践而为本领域的技术人员所理解。The trench type silicon carbide MOSFET and its manufacturing process according to the present invention, other advantages, objectives and features of the present invention will be partially reflected by the following description, and partially will also be demonstrated to those skilled in the art through the research and practice of the present invention. understood.

附图说明Description of the drawings

附图用来提供对本发明的进一步理解,并且构成说明书的一部分,与本发明的实施例一起用于解释本发明,并不构成对本发明的限制。在附图中:The drawings are used to provide a further understanding of the present invention and constitute a part of the specification. They are used to explain the present invention together with the embodiments of the present invention and do not constitute a limitation of the present invention. In the attached picture:

图1为现有技术中增强型MOSFET的结构示意图。Figure 1 is a schematic structural diagram of an enhancement mode MOSFET in the prior art.

图2为现有技术中耗尽型MOSFET的结构示意图。Figure 2 is a schematic structural diagram of a depletion mode MOSFET in the prior art.

图3为耗尽区增加的结构示意图。Figure 3 is a schematic diagram of the structure of the increased depletion region.

图4为本发明所述的沟槽型碳化硅MOSFET的结构示意图。Figure 4 is a schematic structural diagram of the trench silicon carbide MOSFET according to the present invention.

图5为本发明所述的沟槽型碳化硅MOSFET电路通道最小厚度与现有技术(虚线部分)对比的示意图。Figure 5 is a schematic diagram comparing the minimum thickness of the trench silicon carbide MOSFET circuit channel according to the present invention with the prior art (dotted line part).

图6为本发明所述的沟槽型碳化硅MOSFET制作工艺S1中,通过湿法刻蚀设备制作的源极沟槽和漏极沟槽的结构示意图。6 is a schematic structural diagram of the source trench and the drain trench produced by wet etching equipment in the trench silicon carbide MOSFET manufacturing process S1 of the present invention.

图7为本发明所述的沟槽型碳化硅MOSFET制作工艺S3中,干法刻蚀设备对源极沟槽和漏极沟槽加工后的示意图。FIG. 7 is a schematic diagram of the source trench and the drain trench processed by dry etching equipment in the trench silicon carbide MOSFET manufacturing process S3 of the present invention.

图8为本发明所述的沟槽型碳化硅MOSFET制作工艺S2中,定位组件和固定组件的结构示意图。FIG. 8 is a schematic structural diagram of the positioning component and the fixing component in the trench silicon carbide MOSFET manufacturing process S2 of the present invention.

图9为本发明所述的沟槽型碳化硅MOSFET制作工艺S2中,固定组件的局部俯视图及剖视图。9 is a partial top view and a cross-sectional view of the fixed component in the trench silicon carbide MOSFET manufacturing process S2 of the present invention.

图10为本发明所述的沟槽型碳化硅MOSFET制作工艺S2中,定位组件与固定组件连接前(图中C所示)、连接后(图中D所示)的示意图。Figure 10 is a schematic diagram of the positioning component and the fixed component before and after the connection (shown as C in the figure) and after the connection (shown as D in the figure) in the trench silicon carbide MOSFET manufacturing process S2 of the present invention.

图中:1基板、11源极沟槽、12漏极沟槽、2源极端子、3漏极端子、4栅极端子、5主体端子、6介电层、7耗尽区、8定位组件、81固定板、82定位矩阵、9固定组件、91定位层、92固定层、93定位通道。In the picture: 1 substrate, 11 source trench, 12 drain trench, 2 source terminal, 3 drain terminal, 4 gate terminal, 5 body terminal, 6 dielectric layer, 7 depletion region, 8 positioning components , 81 fixed plate, 82 positioning matrix, 9 fixed components, 91 positioning layer, 92 fixed layer, 93 positioning channel.

实施方式Implementation

下面结合附图以及实施例对本发明做进一步的详细说明,以令本领域技术人员参照说明书文字能够据以实施。The present invention will be further described in detail below in conjunction with the accompanying drawings and examples, so that those skilled in the art can implement it with reference to the text of the description.

应当理解,本文所使用的诸如“具有”、“包含”以及“包括”术语并不排除一个或多个其它元件或其组合的存在或添加。It should be understood that terms such as "having," "comprising," and "including" as used herein do not exclude the presence or addition of one or more other elements or combinations thereof.

如图1-图10所示,本发明提供了一种沟槽型碳化硅MOSFET及其制作工艺,包括:基板1,所述基板1的顶部设置有用于安装源极端子2的源极沟槽11,和用于安装漏极端子3的漏极沟槽12,所述源极端子2的顶部通过栅极端子4与所述漏极端子3的顶部连接,所述基板1的底部设置有主体端子5,As shown in Figures 1 to 10, the present invention provides a trench silicon carbide MOSFET and its manufacturing process, including: a substrate 1, with a source trench for installing a source terminal 2 provided on the top of the substrate 1 11, and a drain trench 12 for mounting the drain terminal 3. The top of the source terminal 2 is connected to the top of the drain terminal 3 through the gate terminal 4. The bottom of the substrate 1 is provided with a main body. Terminal 5,

当MOSFET为耗尽型时,所述基板1的顶部还设置有填充导电介质的导电沟,所述源极沟槽11和所述漏极沟槽12通过所述导电沟连通,所述栅极端子4与所述源极端子2、所述漏极端子3均与所述导电沟连接;When the MOSFET is a depletion mode, a conductive trench filled with conductive medium is also provided on the top of the substrate 1. The source trench 11 and the drain trench 12 are connected through the conductive trench, and the gate terminal Terminal 4 is connected to the source terminal 2 and the drain terminal 3 to the conductive trench;

当MOSFET为增强型时,所述源极沟槽11和所述漏极沟槽12之间被所述基板1隔开,所述源极端子2通过所述栅极端子4与所述漏极端子3连接;When the MOSFET is an enhancement type, the source trench 11 and the drain trench 12 are separated by the substrate 1 , and the source terminal 2 is connected to the drain terminal through the gate terminal 4 sub3 connection;

所述源极沟槽11和所述漏极沟槽12上均设置有外延区域。Epitaxial regions are provided on both the source trench 11 and the drain trench 12 .

所述源极沟槽11为竖直槽,所述源极沟槽11靠近所述漏极沟槽12的侧壁上设置有外延区域,所述外延区域由所述源极沟槽11向所述漏极沟槽12方向延伸。The source trench 11 is a vertical trench, and an epitaxial region is provided on the side wall of the source trench 11 close to the drain trench 12. The epitaxial region extends from the source trench 11 to the direction of the drain trench 12. The drain trench 12 extends in the direction 12 .

所述漏极沟槽12为竖直槽,所述漏极沟槽12靠近所述源极沟槽11的侧壁上设置有外延区域,所述外延区域由所述漏极沟槽12向所述源极沟槽11方向延伸。The drain trench 12 is a vertical trench, and an epitaxial region is provided on the side wall of the drain trench 12 close to the source trench 11. The epitaxial region extends from the drain trench 12 to the direction of the source trench 11. The source trench 11 extends in one direction.

所述源极端子2和所述漏极端子3之间设置有介电层6,所述栅极端子4设置在所述介电层6的上方。A dielectric layer 6 is provided between the source terminal 2 and the drain terminal 3 , and the gate terminal 4 is provided above the dielectric layer 6 .

上述技术方案的工作原理及有益效果:MOSFET通常由硅等半导体材料制成,并且因为半导体的导电性位于导体和绝缘体之间,为此我们通过在硅晶体中加入杂质来使其具有更好的导电性,如果添加是五价的杂质 ,那么制成的半导体称为N型,如果添加的是三价的杂质,则制成的半导体为P型,当P型和N型半导体连接在一起的时候,在连接处N型半导体的电子将会填充至P型半导体的空穴中,从而耗尽连接处附近的电荷,形成耗尽区7,如图1、2所示。耗尽区7在通电时减小的,称为正向偏置(例如P型连接电池正极,N型连接电池负极);耗尽区7在通电时增加的称为反向偏置。MOSFET通常分为耗尽型(设置有导电沟,MOSFET处于常开状态,即当栅极端子4两端没有电压时,通过导电沟,进行导通,当栅极端子4两端存在电压时,导电率下降)和增强型(无导电沟,即栅极端子4两端没有电压时,器件不导通,当栅极端子4两端电压最大时,器件导通),并且根据基板1、源极端子2和漏极端子3的材料选择,耗尽型和增强型可以再细分为N通道和P通道两种类型,本发明对于通道的选择不做进一步的限定,即,无论选择N通道,还是P通道,无论是耗尽型还是增强型,都应当纳入到本发明的保护范围之内。The working principle and beneficial effects of the above technical solution: MOSFET is usually made of semiconductor materials such as silicon, and because the conductivity of the semiconductor is between the conductor and the insulator, we add impurities to the silicon crystal to make it have better Conductivity. If a pentavalent impurity is added, the semiconductor is called N-type. If a trivalent impurity is added, the semiconductor is P-type. When P-type and N-type semiconductors are connected together At this time, the electrons in the N-type semiconductor at the junction will fill the holes in the P-type semiconductor, thereby depleting the charges near the junction, forming a depletion region 7, as shown in Figures 1 and 2. The depletion region 7 that decreases when power is on is called forward bias (for example, the P-type is connected to the positive electrode of the battery, and the N-type is connected to the negative electrode of the battery); the depletion region 7 that increases when power is on is called reverse bias. MOSFET is usually divided into depletion type (a conductive trench is provided, and the MOSFET is in a normally open state, that is, when there is no voltage across the gate terminal 4, it conducts through the conductive trench. When there is a voltage across the gate terminal 4, The conductivity decreases) and the enhancement type (no conductive trench, that is, when there is no voltage across the gate terminal 4, the device does not conduct, and when the voltage across the gate terminal 4 reaches the maximum, the device conducts), and according to the substrate 1, source The material selection of terminal 2 and drain terminal 3, depletion type and enhancement type can be subdivided into two types: N channel and P channel. The present invention does not further limit the selection of channels, that is, regardless of whether N channel is selected , or P channel, whether depletion type or enhancement type, should be included in the protection scope of the present invention.

本发明由基板1、设置在源极沟槽11内的源极端子2、设置在漏极沟槽12内的漏极端子3、连接在基板1上的主体端子5、连接在源极端子2和漏极端子3之间的介电层6,以及连接在介电层6上方的栅极端子4组成。需要注意的是,源极端子2和漏极端子3在结构上相同,因此无需特意区分源极端子2和漏极端子3,即,一个作为源极端子2使用,另一个自然而然就作为漏极端子3使用。以增强型N通道为例,即源极端子2和漏极端子3采用N型半导体,基板1采用P型半导体。源极端子2和主体端子5电连接,电源可以连接在漏极端子3(与正极连接)和源极端子2(与负极连接)之间,此时漏极端子3和源极端子2之间的电压为Vd,因为电源增加了漏极端子3的电势,所以会导致漏极端子3与基板1之间的耗尽区7增加,因此电流不会从漏极端子3进入到源极端子2内,从而使MOSFET处于断开状态(常闭),为了能够使电流从漏极端子3到达源极端子2,就需要再建立一个通道,我们在栅极端子4和源极端子2之间加设一个电源,正极与栅极端子4连接,负极与源极端子2连接,此时栅极端子4和源极端子2之间的电压为Vg,因为存在介电层6,所以电子无法从基板1流向栅极端子4,介电层6除了可以阻挡电子,还可以增加电子上的电荷(类似于电容器),从而吸引更多电子,因为栅极端子4处的基板1聚集了大量的自由电子,从而使栅极端子4附近的基板1变为负或N型半导体,进而在基板1内形成将源极端子2和漏极端子3连接的电路通道(类似于导电沟),以便电流可以从漏极端子3流向源极端子2形成通路,即,开关打开。我们可以通过改变Vg来调整栅极端子4的电压,从而改变电路通道的厚度,能够形成电路通道的电压,我们称之为阈值电压,当电路通路连通时,MOSFET处于欧姆或线性区域,在该区域内,遵循欧姆定律。The present invention consists of a substrate 1, a source terminal 2 arranged in a source trench 11, a drain terminal 3 arranged in a drain trench 12, a body terminal 5 connected to the substrate 1, and a source terminal 2 connected to the substrate 1. It consists of a dielectric layer 6 between the dielectric layer 6 and the drain terminal 3 and a gate terminal 4 connected above the dielectric layer 6 . It should be noted that the source terminal 2 and the drain terminal 3 are structurally the same, so there is no need to distinguish the source terminal 2 and the drain terminal 3. That is, one is used as the source terminal 2, and the other is naturally used as the drain terminal. Sub3 is used. Taking the enhancement mode N channel as an example, that is, the source terminal 2 and the drain terminal 3 use N-type semiconductors, and the substrate 1 uses P-type semiconductors. The source terminal 2 and the body terminal 5 are electrically connected, and the power supply can be connected between the drain terminal 3 (connected to the positive electrode) and the source terminal 2 (connected to the negative electrode). At this time, between the drain terminal 3 and the source terminal 2 The voltage of is Vd, because the power supply increases the potential of the drain terminal 3, it will cause the depletion region 7 between the drain terminal 3 and the substrate 1 to increase, so the current will not enter from the drain terminal 3 to the source terminal 2 within, so that the MOSFET is in the off state (normally closed). In order to allow the current to reach the source terminal 2 from the drain terminal 3, another channel needs to be established. We add a channel between the gate terminal 4 and the source terminal 2. Assume a power supply, the positive electrode is connected to the gate terminal 4, and the negative electrode is connected to the source terminal 2. At this time, the voltage between the gate terminal 4 and the source terminal 2 is Vg. Because of the presence of the dielectric layer 6, electrons cannot escape from the substrate. 1 flows to the gate terminal 4, and the dielectric layer 6, in addition to blocking electrons, can also increase the charge on the electrons (similar to a capacitor), thereby attracting more electrons, because the substrate 1 at the gate terminal 4 accumulates a large number of free electrons , thereby causing the substrate 1 near the gate terminal 4 to become a negative or N-type semiconductor, thereby forming a circuit channel (similar to a conductive trench) connecting the source terminal 2 and the drain terminal 3 within the substrate 1, so that the current can flow from The drain terminal 3 flows to the source terminal 2 to form a path, that is, the switch is opened. We can adjust the voltage of gate terminal 4 by changing Vg, thereby changing the thickness of the circuit channel, which can form the voltage of the circuit channel, which we call the threshold voltage. When the circuit channel is connected, the MOSFET is in the ohmic or linear region, where Within the region, Ohm's law is followed.

此时会出现一个问题,即随着电压的增加,漏极端子2和基板1(电路通道部分)的耗尽区7会随着反向偏置而增加,如图3所示,并且电路通道内的耗尽区7会由漏极端子3向源极端子2方向增加,从而减小了通道的宽度,限制电荷流动,导致电流减小(耗尽型通过导电沟改变电流大小的原理相同,只不过耗尽型需要负栅极电压,来实现断路),当电压增加的时候,电路通道会被耗尽区7完全封堵,我们称为夹断效应,不过实际应用的时候,电路通道并不会完全封闭,而是会形成恒定的饱和电流,产生饱和电流的电压为饱和电压。为了增加饱和电流的大小,一般采用加大栅极端子4的阈值电压,来增加电路通道的宽度,进而增加饱和电流的大小。因为该方法需要改变Vg,所以我们提出一种在相同Vg下改变饱和电流的实施方式,即,我们在源极沟槽11和漏极沟槽12上加设了外延区域,如图4所示,通过增加外延区域,缩短漏极沟槽12和漏极沟槽11在端面上的距离,进而缩短电路通道的长度,在Vg相同的情况下,当达到饱和电流的时候,电路通道的最小厚度Dh大于常规加工方式加工的MOSFET的电路通道的最小厚度Dc,如图5所示。从而实现在不改变Vg的情况下,能够使生产的MOSFET可以通过更大的饱和电流。A problem will arise at this time, that is, as the voltage increases, the depletion region 7 of the drain terminal 2 and the substrate 1 (circuit channel part) will increase with reverse bias, as shown in Figure 3, and the circuit channel The depletion region 7 inside will increase from the drain terminal 3 to the source terminal 2, thereby reducing the width of the channel, limiting the flow of charge, resulting in a decrease in current (the principle of the depletion type changing the size of the current through the conductive trench is the same, It’s just that the depletion mode requires a negative gate voltage to achieve circuit breakage). When the voltage increases, the circuit channel will be completely blocked by the depletion region 7. We call it the pinch-off effect. However, in actual application, the circuit channel does not It will not be completely closed, but will form a constant saturation current, and the voltage that generates the saturation current is the saturation voltage. In order to increase the size of the saturation current, the threshold voltage of the gate terminal 4 is generally increased to increase the width of the circuit channel, thereby increasing the size of the saturation current. Because this method requires changing Vg, we propose an implementation method of changing the saturation current under the same Vg, that is, we add an epitaxial region on the source trench 11 and the drain trench 12, as shown in Figure 4 , by increasing the epitaxial area, shortening the distance between the drain trench 12 and the drain trench 11 on the end surface, thereby shortening the length of the circuit channel. When Vg is the same, when the saturation current is reached, the minimum thickness of the circuit channel Dh is greater than the minimum thickness Dc of the circuit channel of MOSFET processed by conventional processing methods, as shown in Figure 5. This enables the produced MOSFET to pass a larger saturation current without changing Vg.

进行本发明提供一种沟槽型碳化硅MOSFET的制作工艺,步骤如下:The present invention provides a manufacturing process for trench silicon carbide MOSFET. The steps are as follows:

S1:通过湿法刻蚀设备进行各向同性刻蚀,对涂胶后的基板1进行刻蚀,形成源极沟槽11和漏极沟槽12,为了使源极沟槽11和漏极沟槽12加工为V形槽,需要采用碱性溶液,并且应当避免刻蚀深度过深;S1: Use wet etching equipment to perform isotropic etching to etch the glue-coated substrate 1 to form the source trench 11 and the drain trench 12. In order to make the source trench 11 and the drain trench Groove 12 is processed into a V-shaped groove, which requires the use of alkaline solution, and excessive etching depth should be avoided;

S2:将湿法刻蚀后的基板1放在干法刻蚀设备内,进行各向异性刻蚀,并通过夹持在基板1上的定位组件8与干法刻蚀设备内的固定组件9连接、定位(其实对于刻蚀加工难点不在刻蚀,而在定位,因为现在干法刻蚀设备已经有很多了,例如CCP和ICP之类的刻蚀设备。因为本发明中需要在沟槽内加工外延区域,所以需要先湿法刻蚀加工斜面,然后再通过干法刻蚀加工另一侧斜面和深度,所以在转换设备之后如何能保证加工位置的准确性,是本工艺所要解决的问题);S2: Place the wet-etched substrate 1 in the dry etching equipment, perform anisotropic etching, and pass the positioning component 8 clamped on the substrate 1 and the fixing component 9 in the dry etching equipment. Connection and positioning (in fact, the difficulty in etching processing is not etching, but positioning, because there are many dry etching equipment now, such as CCP and ICP etching equipment. Because in the present invention, it is necessary to To process the epitaxial area, the bevel needs to be processed by wet etching first, and then the bevel and depth on the other side are processed by dry etching. Therefore, how to ensure the accuracy of the processing position after switching equipment is a problem to be solved by this process. );

夹持在基板1上的定位组件8由固定板81和设置在固定板81上的定位矩阵82组成,固定板81的一面与基板1进行夹持、固定(固定板81与基板1的夹持固定可采用常规技术手段实现,例如侧边凹槽夹持等方式),另一面通过所述定位矩阵82与干法刻蚀设备上的固定组件9连接、定位,所述定位矩阵82由若干个四棱锥组成;The positioning assembly 8 clamped on the base plate 1 is composed of a fixing plate 81 and a positioning matrix 82 arranged on the fixing plate 81. One side of the fixing plate 81 is clamped and fixed to the base plate 1 (the clamping of the fixing plate 81 and the base plate 1 Fixing can be achieved by conventional technical means, such as side groove clamping, etc.), and the other side is connected and positioned with the fixing component 9 on the dry etching equipment through the positioning matrix 82. The positioning matrix 82 is composed of several Composed of four-sided pyramid;

干法刻蚀设备内的所述固定组件9由定位层91和固定层92组成,所述定位层91设置在所述固定层92的上方,所述定位层91的顶面设置有与所述定位矩阵82相适应的定位槽矩阵,所述定位槽矩阵由若干个贯穿所述定位层91,并延伸至所述固定层92内的定位槽组成,所述定位槽的形状与所述定位矩阵82上的四棱锥的形状相适应,在转移加工设备的时候,定位矩阵82的四棱锥插入至定位槽矩阵的定位槽内,采用矩阵式的定位槽和四棱锥可以实现快速插接定位,并且保证定位后的牢固性。所述定位层91和所述固定层92之间设置有定位通道93,所述定位槽矩阵内的定位槽均通过所述定位通道93连通;The fixing component 9 in the dry etching equipment is composed of a positioning layer 91 and a fixing layer 92. The positioning layer 91 is provided above the fixing layer 92. The top surface of the positioning layer 91 is provided with the fixing layer 92. A matrix of positioning grooves adapted to the positioning matrix 82. The matrix of positioning grooves is composed of several positioning grooves that penetrate the positioning layer 91 and extend into the fixed layer 92. The shape of the positioning grooves is consistent with that of the positioning matrix. The shape of the quadrangular pyramid on 82 is adapted to the shape. When transferring the processing equipment, the quadrangular pyramid of the positioning matrix 82 is inserted into the positioning slot of the positioning slot matrix. The matrix positioning slot and the quadrangular pyramid can be used to achieve quick insertion and positioning, and Ensure the firmness after positioning. A positioning channel 93 is provided between the positioning layer 91 and the fixing layer 92, and the positioning grooves in the positioning groove matrix are all connected through the positioning channel 93;

为了增加连接的牢固性,我们给出了两种解决思路:In order to increase the firmness of the connection, we have given two solutions:

1、通过在所述定位通道93内填充有弹性体,来实现增加单个四棱锥和定位槽之间的摩擦力,弹性体可以为硅胶垫,采用该种实施方式,需要干法刻蚀设备上设置能够压在固定板81上的固定设备,例如卡扣、螺钉等,因为结构较为复杂,且所需额外的设备较多,所以一般不采用此方法。1. By filling the positioning channel 93 with an elastomer, the friction between the single quadrangular pyramid and the positioning groove is increased. The elastomer can be a silicone pad. In this implementation, dry etching equipment is required. Set up fixing devices that can press on the fixing plate 81, such as buckles, screws, etc. This method is generally not used because the structure is relatively complex and requires a lot of additional equipment.

2、所述定位通道93延伸至所述定位层91的侧壁,并与抽真空设备连接;在四棱锥插入至定位槽之后,启动抽真空设备,进行抽气,以起到对定位矩阵固定和定位的作用。因为干法刻蚀需要在指定的真空压力下进行,所以无需单独配备抽真空设备,该实施方式结构简单,设备可以共用,因此实际生产的时候通常采用该实施方式。2. The positioning channel 93 extends to the side wall of the positioning layer 91 and is connected to the vacuuming equipment; after the quadrangular pyramid is inserted into the positioning groove, the vacuuming equipment is started to pump air to fix the positioning matrix. and the role of positioning. Because dry etching needs to be performed under a specified vacuum pressure, there is no need to equip separate vacuuming equipment. This embodiment has a simple structure and the equipment can be shared. Therefore, this embodiment is usually used in actual production.

S3:通过干法刻蚀设备对源极沟槽11和漏极沟槽12进行偏心刻蚀(即,通过干法刻蚀的时候,保留源极沟槽11靠近漏极沟槽12侧的斜面,同理,保留漏极沟槽12靠近源极沟槽11侧的斜面,未被干法刻蚀到的V型部位形成外延区域),并加工至指定深度,形成带有外延区域的源极沟槽11和带有外延区域的漏极沟槽12;S3: Use dry etching equipment to eccentrically etch the source trench 11 and the drain trench 12 (that is, when dry etching, retain the slope of the source trench 11 close to the drain trench 12 , in the same way, retain the slope of the drain trench 12 close to the source trench 11, and the V-shaped part that has not been dry-etched forms an epitaxial region), and processes it to a specified depth to form a source with an epitaxial region. Trench 11 and drain trench 12 with epitaxial region;

S4:向源极沟槽11和漏极沟槽12内注入离子、沉积源极端子2和漏极端子3;向源极沟槽11和漏极沟槽12内注入离子,定义源、漏区,然后沉积源极金属、漏极金属和栅极端子4。S4: Inject ions into the source trench 11 and the drain trench 12, and deposit the source terminal 2 and the drain terminal 3; inject ions into the source trench 11 and the drain trench 12 to define the source and drain regions. , and then deposit the source metal, drain metal and gate terminal 4.

通过本生产工艺加工的MOSFET可以有效缩短电路通道的长度,同时相较于传统的MOSFET而言,本设备加工精度更高,成品体积也更小巧。The MOSFET processed through this production process can effectively shorten the length of the circuit channel. At the same time, compared with traditional MOSFET, this equipment has higher processing accuracy and the finished product is smaller in size.

在本发明的描述中,需要理解的是,术语“中心”、“纵向”、“横向”、“长度”、“宽度”、“厚度”、“上”、“下”、“前”、“后”、“左”、“右”、“竖直”、“水平”、“顶”、“底”“内”、“外”、“顺时针”、“逆时针”、“轴向”、“径向”、“周向”等指示的方位或位置关系为基于附图所示的方位或位置关系,仅是为了便于描述本发明和简化描述,而不是指示或暗示所指的装置或元件必须具有特定的方位、以特定的方位构造和操作,因此不能理解为对本发明的限制。In the description of the present invention, it should be understood that the terms "center", "longitudinal", "transverse", "length", "width", "thickness", "upper", "lower", "front", " "Back", "Left", "Right", "Vertical", "Horizontal", "Top", "Bottom", "Inside", "Outside", "Clockwise", "Counterclockwise", "Axis", The orientations or positional relationships indicated by "radial direction", "circumferential direction", etc. are based on the orientations or positional relationships shown in the drawings. They are only for the convenience of describing the present invention and simplifying the description, and do not indicate or imply the referred devices or components. Must have a specific orientation, be constructed and operate in a specific orientation and are therefore not to be construed as limitations of the invention.

在本发明中,除非另有明确的规定和限定,术语“安装”、“相连”、“连接”、“固定”等术语应做广义理解,例如,可以是固定连接,也可以是可拆卸连接,或成一体;可以是机械连接,也可以是电连接或彼此可通讯;可以是直接相连,也可以通过中间媒介间接相连,可以是两个元件内部的连通或两个元件的相互作用关系,除非另有明确的限定。对于本领域的普通技术人员而言,可以根据具体情况理解上述术语在本发明中的具体含义。In the present invention, unless otherwise clearly stated and limited, the terms "installation", "connection", "connection", "fixing" and other terms should be understood in a broad sense. For example, it can be a fixed connection or a detachable connection. , or integrated; it can be mechanically connected, electrically connected or communicable with each other; it can be directly connected or indirectly connected through an intermediate medium; it can be the internal connection of two elements or the interaction between two elements, Unless otherwise expressly limited. For those of ordinary skill in the art, the specific meanings of the above terms in the present invention can be understood according to specific circumstances.

尽管本发明的实施方案已公开如上,但其并不仅仅限于说明书和实施方式中所列运用,它完全可以被适用于各种适合本发明的领域,对于熟悉本领域的人员而言,可容易地实现另外的修改,因此在不背离权利要求及等同范围所限定的一般概念下,本发明并不限于特定的细节与这里示出与描述的图例。Although the embodiments of the present invention have been disclosed above, they are not limited to the applications listed in the description and embodiments. They can be applied to various fields suitable for the present invention. For those familiar with the art, they can easily Additional modifications may be made, and the invention is therefore not limited to the specific details and illustrations shown and described herein without departing from the general concept defined by the claims and equivalent scope.

Claims (4)

1. The manufacturing process of the groove type silicon carbide MOSFET is characterized by comprising the following steps of:
s1: etching the glued substrate (1) through wet etching equipment to form a source electrode groove (11) and a drain electrode groove (12);
s2: placing the substrate (1) subjected to wet etching in dry etching equipment for anisotropic etching, and connecting and positioning the substrate with a fixed component (9) in the dry etching equipment through a positioning component (8) clamped on the substrate (1);
s3: reprocessing the source trench (11) and the drain trench (12) by a dry etching device to form a source trench (11) with an epitaxial region and a drain trench (12) with an epitaxial region;
s4: implanting ions into the source trench (11) and the drain trench (12), and depositing a source terminal (2) and a drain terminal (3);
in the step S2, a positioning component (8) clamped on a substrate (1) consists of a fixed plate (81) and a positioning matrix (82) arranged on the fixed plate (81), one surface of the fixed plate (81) is clamped and fixed with the substrate (1), the other surface of the fixed plate is connected and positioned with a fixing component (9) on dry etching equipment through the positioning matrix (82), and the positioning matrix (82) consists of a plurality of rectangular pyramids;
the fixing assembly (9) in the dry etching equipment is composed of a locating layer (91) and a fixing layer (92), the locating layer (91) is arranged above the fixing layer (92), a locating channel (93) is arranged between the locating layer (91) and the fixing layer (92), the locating channel matrix is composed of a plurality of locating grooves penetrating through the locating layer (91) and extending into the fixing layer (92), the shape of each locating groove is matched with that of a quadrangular pyramid on the locating matrix (82), when the processing equipment is transferred, the quadrangular pyramid of the locating matrix (82) is inserted into the locating groove of the locating channel matrix, and locating grooves in the locating channel matrix are all communicated through the locating channel (93);
the positioning channel (93) is filled with an elastomer,
or the positioning channel (93) extends to the side wall of the positioning layer (91) and is connected with a vacuumizing device;
when the positioning channel (93) is filled with an elastomer, the dry etching equipment is provided with a fixing equipment capable of being pressed on the fixing plate (81);
when the positioning channel (93) extends to the side wall of the positioning layer (91) and is connected with the vacuumizing device, the vacuumizing device is started to suck air after the rectangular pyramid is inserted into the positioning groove.
2. The process for fabricating a trench type silicon carbide MOSFET according to claim 1, wherein in step S1, the source trench (11) and the drain trench (12) fabricated by the wet etching apparatus are V-shaped grooves.
3. The process for fabricating a trench type silicon carbide MOSFET according to claim 1, wherein in step S3, the dry etching apparatus performs eccentric etching on the source trench (11) and the drain trench (12), and V-shaped portions not dry etched form an epitaxial region.
4. The process according to claim 1, wherein in step S4 ions are implanted into the source trench (11) and the drain trench (12), defining source and drain regions, and then source metal, drain metal and gate terminal (4) are deposited.
CN202311358779.XA 2023-10-19 2023-10-19 A trench silicon carbide MOSFET and its manufacturing process Active CN117116994B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202311358779.XA CN117116994B (en) 2023-10-19 2023-10-19 A trench silicon carbide MOSFET and its manufacturing process

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202311358779.XA CN117116994B (en) 2023-10-19 2023-10-19 A trench silicon carbide MOSFET and its manufacturing process

Publications (2)

Publication Number Publication Date
CN117116994A CN117116994A (en) 2023-11-24
CN117116994B true CN117116994B (en) 2024-01-26

Family

ID=88796867

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202311358779.XA Active CN117116994B (en) 2023-10-19 2023-10-19 A trench silicon carbide MOSFET and its manufacturing process

Country Status (1)

Country Link
CN (1) CN117116994B (en)

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR19980072814A (en) * 1997-03-07 1998-11-05 김광호 Wafer fixing holder and alignment method
CN102931233A (en) * 2011-08-08 2013-02-13 中芯国际集成电路制造(上海)有限公司 N-channel metal oxide semiconductor (NMOS) transistor and forming method thereof
CN105448737A (en) * 2014-09-30 2016-03-30 联华电子股份有限公司 Etching process method for forming silicon groove and fin field effect transistor
CN113611736A (en) * 2020-05-29 2021-11-05 联芯集成电路制造(厦门)有限公司 Semiconductor element and manufacturing method thereof
CN115206795A (en) * 2022-06-15 2022-10-18 江苏晋誉达半导体股份有限公司 Dry etching method for silicon wafer
CN116404032A (en) * 2023-05-04 2023-07-07 福建康博电子技术股份有限公司 Preparation method of N-channel enhanced MOSFET device for realizing low on-resistance

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6812103B2 (en) * 2002-06-20 2004-11-02 Micron Technology, Inc. Methods of fabricating a dielectric plug in MOSFETS to suppress short-channel effects
US7494858B2 (en) * 2005-06-30 2009-02-24 Intel Corporation Transistor with improved tip profile and method of manufacture thereof
US7554110B2 (en) * 2006-09-15 2009-06-30 Taiwan Semiconductor Manufacturing Company, Ltd. MOS devices with partial stressor channel
US8999794B2 (en) * 2011-07-14 2015-04-07 Taiwan Semiconductor Manufacturing Company, Ltd. Self-aligned source and drain structures and method of manufacturing same
US9847225B2 (en) * 2011-11-15 2017-12-19 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor device and method of manufacturing the same
US11810951B2 (en) * 2021-12-16 2023-11-07 Globalfoundries U.S. Inc. Semiconductor-on-insulator field effect transistor with performance-enhancing source/drain shapes and/or materials

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR19980072814A (en) * 1997-03-07 1998-11-05 김광호 Wafer fixing holder and alignment method
CN102931233A (en) * 2011-08-08 2013-02-13 中芯国际集成电路制造(上海)有限公司 N-channel metal oxide semiconductor (NMOS) transistor and forming method thereof
CN105448737A (en) * 2014-09-30 2016-03-30 联华电子股份有限公司 Etching process method for forming silicon groove and fin field effect transistor
CN113611736A (en) * 2020-05-29 2021-11-05 联芯集成电路制造(厦门)有限公司 Semiconductor element and manufacturing method thereof
CN115206795A (en) * 2022-06-15 2022-10-18 江苏晋誉达半导体股份有限公司 Dry etching method for silicon wafer
CN116404032A (en) * 2023-05-04 2023-07-07 福建康博电子技术股份有限公司 Preparation method of N-channel enhanced MOSFET device for realizing low on-resistance

Also Published As

Publication number Publication date
CN117116994A (en) 2023-11-24

Similar Documents

Publication Publication Date Title
EP1319252B1 (en) Semiconductor device and method of forming a semiconductor device
US11031479B2 (en) Semiconductor device with different gate trenches
US11664434B2 (en) Semiconductor power devices having multiple gate trenches and methods of forming such devices
US9941354B2 (en) Semiconductor device comprising a first gate trench and a second gate trench
CN113611750A (en) SOI laterally shim high voltage power semiconductor device and its manufacturing method and application
CN114783999B (en) IGBT device with built-in temperature sensor and preparation method thereof
KR101279203B1 (en) Power semiconductor device
JP2000269487A (en) Semiconductor device and manufacturing method thereof
CN117352555A (en) Integrated shielded gate trench MOSFET and preparation process thereof
US10396196B1 (en) Semiconductor devices
CN114497201B (en) Field effect transistor with integrated body relay diode, preparation method thereof and power device
CN112151619A (en) Silicon carbide MOSFET, method for manufacturing same, and electronic device
US20220384594A1 (en) Metal-oxide-semiconductor field-effect transistor having enhanced high-frequency performance
CN117116994B (en) A trench silicon carbide MOSFET and its manufacturing process
CN107342325A (en) A kind of lateral double-diffused metal-oxide semiconductor device
US20230411504A1 (en) P-type gate hemt device
CN113659009A (en) Power semiconductor device with internal anisotropic doping and manufacturing method thereof
CN116598205B (en) Groove type MOSFET device and manufacturing method thereof
CN210006740U (en) Power device and electronic apparatus
CN108447904B (en) Manufacturing method of transverse IGBT
CN210006743U (en) Super junction power device and electronic equipment
CN115224111A (en) Preparation method of trench gate device and trench gate device
CN106783841B (en) Radio frequency LDMOS transistor with overheating protection function
CN112909091A (en) Lateral double-diffused transistor and manufacturing method thereof
CN111490102A (en) Trench gate semiconductor device and method of making the same

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant