[go: up one dir, main page]

CN116609359A - Chip bonding wire detection method and device, electronic equipment and storage medium - Google Patents

Chip bonding wire detection method and device, electronic equipment and storage medium Download PDF

Info

Publication number
CN116609359A
CN116609359A CN202310667837.0A CN202310667837A CN116609359A CN 116609359 A CN116609359 A CN 116609359A CN 202310667837 A CN202310667837 A CN 202310667837A CN 116609359 A CN116609359 A CN 116609359A
Authority
CN
China
Prior art keywords
chip
wire
wire bonding
bonding
image
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202310667837.0A
Other languages
Chinese (zh)
Inventor
柯佳键
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Guangdong Kexin Electronics Co ltd
Original Assignee
Guangdong Kexin Electronics Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Guangdong Kexin Electronics Co ltd filed Critical Guangdong Kexin Electronics Co ltd
Priority to CN202310667837.0A priority Critical patent/CN116609359A/en
Publication of CN116609359A publication Critical patent/CN116609359A/en
Pending legal-status Critical Current

Links

Classifications

    • BPERFORMING OPERATIONS; TRANSPORTING
    • B23MACHINE TOOLS; METAL-WORKING NOT OTHERWISE PROVIDED FOR
    • B23KSOLDERING OR UNSOLDERING; WELDING; CLADDING OR PLATING BY SOLDERING OR WELDING; CUTTING BY APPLYING HEAT LOCALLY, e.g. FLAME CUTTING; WORKING BY LASER BEAM
    • B23K37/00Auxiliary devices or processes, not specially adapted for a procedure covered by only one of the other main groups of this subclass
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01NINVESTIGATING OR ANALYSING MATERIALS BY DETERMINING THEIR CHEMICAL OR PHYSICAL PROPERTIES
    • G01N21/00Investigating or analysing materials by the use of optical means, i.e. using sub-millimetre waves, infrared, visible or ultraviolet light
    • G01N21/84Systems specially adapted for particular applications
    • G01N21/88Investigating the presence of flaws or contamination
    • G01N21/95Investigating the presence of flaws or contamination characterised by the material or shape of the object to be examined
    • G01N21/956Inspecting patterns on the surface of objects
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01NINVESTIGATING OR ANALYSING MATERIALS BY DETERMINING THEIR CHEMICAL OR PHYSICAL PROPERTIES
    • G01N3/00Investigating strength properties of solid materials by application of mechanical stress
    • G01N3/08Investigating strength properties of solid materials by application of mechanical stress by applying steady tensile or compressive forces
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07 e.g. sealing of a cap to a base of a container
    • H01L21/60Attaching or detaching leads or other conductive members, to be used for carrying current to or from the device in operation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L22/00Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
    • H01L22/10Measuring as part of the manufacturing process
    • H01L22/12Measuring as part of the manufacturing process for structural parameters, e.g. thickness, line width, refractive index, temperature, warp, bond strength, defects, optical inspection, electrical measurement of structural dimensions, metallurgic measurement of diffusions
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07 e.g. sealing of a cap to a base of a container
    • H01L21/60Attaching or detaching leads or other conductive members, to be used for carrying current to or from the device in operation
    • H01L2021/60007Attaching or detaching leads or other conductive members, to be used for carrying current to or from the device in operation involving a soldering or an alloying process

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • General Physics & Mathematics (AREA)
  • Chemical & Material Sciences (AREA)
  • Biochemistry (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Pathology (AREA)
  • Immunology (AREA)
  • Health & Medical Sciences (AREA)
  • Life Sciences & Earth Sciences (AREA)
  • General Health & Medical Sciences (AREA)
  • Analytical Chemistry (AREA)
  • Computer Hardware Design (AREA)
  • Optics & Photonics (AREA)
  • Mechanical Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Wire Bonding (AREA)

Abstract

本申请涉及一种芯片焊线检测方法、装置、电子设备及存储介质,该方法包括:接收图像采集装置上传的芯片图像;根据芯片图像,确定芯片图像对应的芯片是否为目标芯片;若芯片图像对应的芯片为目标芯片,则控制目标芯片进入所述焊线机进行焊线,生成焊线后的目标芯片;启动拥有放大效果的机器对焊线后的目标芯片进行图像采集;接收拥有放大效果的机器采集的图像,根据图像,确定焊线后的目标芯片是否存在焊线异常;若焊线后的目标芯片不存在焊线异常,则启动推拉力机进行拉力检测;接收推拉力机的拉力检测结果,根据拉力检测结果,确定焊线后的目标芯片的引线焊接是否牢固;若焊线后的目标芯片的焊线牢固,则确定焊线后的目标芯片合格。

The present application relates to a chip bonding wire detection method, device, electronic equipment and storage medium. The method includes: receiving a chip image uploaded by an image acquisition device; determining whether the chip corresponding to the chip image is a target chip according to the chip image; if the chip image The corresponding chip is the target chip, then the target chip is controlled to enter the wire bonding machine for wire bonding to generate the target chip after the wire bonding; the machine with the amplification effect is started to collect the image of the target chip after the wire bonding; the receiver has the zoom effect According to the image collected by the machine, determine whether the target chip after wire bonding has abnormal wire bonding; if the target chip after wire bonding does not have abnormal wire bonding, start the push-pull machine for pulling force detection; receive the pull force of the push-pull machine As for the detection result, according to the tension detection result, it is determined whether the wire bonding of the target chip after the wire bonding is firm; if the wire bonding of the target chip after the wire bonding is firm, then it is determined that the target chip after the wire bonding is qualified.

Description

一种芯片焊线检测方法、装置、电子设备及存储介质A chip bonding wire detection method, device, electronic equipment and storage medium

技术领域technical field

本申请涉及芯片技术领域,尤其是涉及一种芯片焊线检测方法、装置、电子设备及存储介质。The present application relates to the field of chip technology, in particular to a chip bonding wire detection method, device, electronic equipment and storage medium.

背景技术Background technique

随着科技的进步,现代生产过程中的自动化程度不断提高,封装IC的产能大幅度提升,对其检测要求也不断提高。With the advancement of science and technology, the degree of automation in the modern production process has been continuously improved, the production capacity of packaged ICs has been greatly improved, and the requirements for its testing have also been continuously improved.

而目前对IC的检测更多的是人工进行检测,但传统的人工检测需要投入大量的人力和物力去培养专业的检测人员,且人工检测的可控性较差,另外,长时间作业会产生视觉疲劳,对IC检测的准确率也无法控制。At present, the detection of IC is more manual detection, but the traditional manual detection requires a lot of manpower and material resources to train professional detection personnel, and the controllability of manual detection is poor. Visual fatigue, the accuracy of IC detection can not be controlled.

发明内容Contents of the invention

本申请提供一种芯片焊线检测方法、装置、电子设备及存储介质,以解决上述技术问题。The present application provides a chip bonding wire detection method, device, electronic equipment and storage medium to solve the above technical problems.

第一方面,本申请提供一种芯片焊线检测方法,包括:In a first aspect, the present application provides a chip bonding wire detection method, including:

接收所述图像采集装置上传的芯片图像;receiving the chip image uploaded by the image acquisition device;

根据所述芯片图像,确定所述芯片图像对应的芯片是否为目标芯片;According to the chip image, determine whether the chip corresponding to the chip image is a target chip;

若所述芯片图像对应的芯片为目标芯片,则控制所述目标芯片进入所述焊线机进行焊线,生成焊线后的目标芯片;If the chip corresponding to the chip image is a target chip, then controlling the target chip to enter the wire bonding machine for wire bonding to generate a target chip after wire bonding;

启动所述拥有放大效果的机器对所述焊线后的目标芯片进行焊线后的目标芯片图像采集;Start the machine with the amplification effect to collect the image of the target chip after the wire bonding on the target chip after the wire bonding;

接收所述拥有放大效果的机器的采集的图像,根据所述图像,确定所述焊线后的目标芯片是否存在焊线异常;Receiving the image collected by the machine with the magnification effect, and determining whether the target chip after the wire bonding has abnormal wire bonding according to the image;

若所述焊线后的目标芯片不存在焊线异常,则启动所述推拉力机进行拉力检测;If there is no abnormal wire bonding in the target chip after the wire bonding, then start the push-pull machine to perform tension detection;

接收所述推拉力机的拉力检测结果,根据所述拉力检测结果,确定所述焊线后的目标芯片的引线焊接是否牢固;receiving the pulling force detection result of the push-pull machine, and determining whether the wire bonding of the target chip after the wire bonding is firm according to the pulling force detection result;

若所述焊线后的目标芯片的焊线牢固,则确定所述焊线后的目标芯片合格。If the wire bonding of the target chip after wire bonding is firm, it is determined that the target chip after wire bonding is qualified.

通过本申请提供的方案,在目标芯片焊线前,先通过图像采集装置对芯片进行检测,确定出目标芯片,尽量减少有缺陷的芯片进行焊线,造成资源的浪费。另外,在焊线后利用拥有放大效果的机器确定焊线是否存在问题,如果没有问题则利用推拉力机进行焊线拉力的检测。在焊线不存在问题的基础上,保证焊线拉力没有问题,从而保证芯片焊线合格,减少残次品的出现。Through the solution provided by this application, before the target chip is bonded, the chip is detected by the image acquisition device to determine the target chip, and the defective chips are minimized to be bonded, resulting in waste of resources. In addition, after welding, use a machine with amplifying effect to determine whether there is a problem with the welding wire. If there is no problem, use a push-pull machine to detect the pulling force of the welding wire. On the basis that there is no problem with the bonding wire, ensure that there is no problem with the tension of the bonding wire, thereby ensuring that the chip bonding wire is qualified and reducing the occurrence of defective products.

可选的,所述根据所述芯片图像,确定所述芯片图像对应的芯片是否为目标芯片,包括:Optionally, the determining whether the chip corresponding to the chip image is a target chip according to the chip image includes:

通过芯片图像,确定所述芯片图像对应的芯片的型号;Determine the model of the chip corresponding to the chip image through the chip image;

根据所述型号,确定预设标准图像;所述预设标准图像为所述型号对应的不存在任何问题的图像;Determine a preset standard image according to the model; the preset standard image is an image corresponding to the model without any problem;

将所述芯片图像与所述预设标准图像进行匹配,确定匹配度;Matching the chip image with the preset standard image to determine the matching degree;

将所述匹配度与预设匹配阈值进行对比,若所述匹配度高于所述预设匹配阈值,则将所述芯片图像对应的芯片作为目标芯片。The matching degree is compared with a preset matching threshold, and if the matching degree is higher than the preset matching threshold, the chip corresponding to the chip image is used as a target chip.

通过本实施例提供的方式,在确定目标芯片时,可以先通过图像识别,确定这一芯片的型号,从而调取对应的预设标准图像,然后进行对比,确定匹配度。并且设置每一型号对应的预设匹配阈值,当匹配度高于预设匹配阈值时,可以将这一芯片作为目标芯片。通过图像识别的方式,确定目标芯片,可以减少人为识别可能造成的误检问题,减少成本损失,提高芯片利用率。Through the method provided in this embodiment, when determining the target chip, the model of the chip can be determined first through image recognition, thereby calling the corresponding preset standard image, and then comparing to determine the matching degree. And set a preset matching threshold corresponding to each model, and when the matching degree is higher than the preset matching threshold, this chip can be used as the target chip. Determining the target chip through image recognition can reduce false detection problems that may be caused by human identification, reduce cost losses, and improve chip utilization.

可选的,所述匹配度包括颜色匹配度,所述将所述芯片图像与所述预设标准图像进行匹配,确定匹配度,包括:Optionally, the matching degree includes a color matching degree, and matching the chip image with the preset standard image to determine the matching degree includes:

将所述芯片图像与所述预设标准图像按照预设方式进行网格划分;performing grid division on the chip image and the preset standard image according to a preset method;

将所述芯片图像的每一网格的画面颜色与所述预设标准图像的每一网格的画面颜色进行对比,确定是否存在颜色不一致的网格;Comparing the screen color of each grid of the chip image with the screen color of each grid of the preset standard image to determine whether there are grids with inconsistent colors;

若存在颜色不一致的网格,则根据颜色不一致的网格的数量,确定颜色的匹配度。If there are grids with inconsistent colors, the color matching degree is determined according to the number of grids with inconsistent colors.

通过本实施例提供的方式,可以利用图像的颜色对芯片图像进行识别以及区分,从而确定芯片与标准芯片之间的区别,进而确定出这一芯片是否可以作为目标芯片。通过这种图像识别的方式,可以尽可能全面的确定芯片的匹配度,减少人为检测带来的误差。Through the method provided by this embodiment, the chip image can be identified and distinguished by the color of the image, so as to determine the difference between the chip and the standard chip, and then determine whether this chip can be used as a target chip. Through this image recognition method, the matching degree of the chip can be determined as comprehensively as possible, and the error caused by human detection can be reduced.

可选的,所述根据所述图像,确定所述焊线后的目标芯片是否存在焊线异常,包括:Optionally, the determining whether the target chip after the wire bonding has abnormal wire bonding according to the image includes:

识别所述图像的引线,确定所述焊线后的目标芯片的焊线数量是否正确;Identify the leads of the image, and determine whether the number of bonding wires of the target chip after the bonding wires is correct;

若所述焊线后的目标芯片的焊线数量正确,则提取所述引线的焊线路径特征,根据所述焊线路径特征,确定所述焊线后的目标芯片的焊线路径是否存在异常;If the number of bonding wires of the target chip after the wire bonding is correct, extract the bonding wire path characteristics of the leads, and determine whether there is an abnormality in the bonding wire path of the target chip after the bonding wires according to the bonding wire path characteristics. ;

若所述焊线路径不存在异常,则提取所述引线对应的焊球特征,根据所述焊球特征,确定所述焊线后的目标芯片的焊球是否存在异常;If there is no abnormality in the wire bonding path, extract the solder ball feature corresponding to the lead, and determine whether the solder ball of the target chip after the wire bonding is abnormal according to the solder ball feature;

若所述焊线后的目标芯片的焊球不存在异常,则确定所述焊线后的目标芯片不存在焊线异常。If there is no abnormality in the solder balls of the target chip after the wire bonding, it is determined that there is no abnormality in the wire bonding of the target chip after the wire bonding.

通过本实施例提供的方式,可以通过焊线数量以及焊球的形状、大小分析确定出焊线后的目标芯片是否存在焊线异常。相比于人工对焊线进行检测,更能保证焊线检测的全面性,提高检测的准确度。Through the method provided by this embodiment, it can be determined whether the target chip after the wire bonding has abnormal wire bonding through the analysis of the number of wire bonding and the shape and size of the solder balls. Compared with manual detection of welding wires, it can ensure the comprehensiveness of welding wire detection and improve the accuracy of detection.

可选的,所述提取所述引线的焊线路径特征,根据所述焊线路径特征,确定所述焊线后的目标芯片的焊线路径是否存在异常,包括:Optionally, the extracting the wire-bonding path characteristics of the leads, and determining whether there is an abnormality in the wire-bonding path of the target chip after the wire-bonding according to the wire-bonding path characteristics include:

根据所述焊线路径特征,确定所述焊线后的目标芯片是否存在断线的情况;According to the characteristics of the wire bonding path, determine whether the target chip after the wire bonding is disconnected;

若不存在断线的情况,则提取所述焊线路径特征中每两条引线之间的距离;If there is no broken wire, then extract the distance between every two leads in the wire path feature;

将所述距离与预设短路距离进行对比;comparing said distance with a preset short-circuit distance;

若存在小于所述预设短路距离的引线距离,则确定所述焊线后的目标芯片的焊线路径存在异常;If there is a wire distance less than the preset short-circuit distance, it is determined that the wire bonding path of the target chip after the wire bonding is abnormal;

若所述每两条引线之间的距离均大于所述预设短路距离,则确定所述焊线后的目标芯片的焊线路径不存在异常。If the distance between each two leads is greater than the preset short-circuit distance, it is determined that there is no abnormality in the bonding wire path of the target chip after the wire bonding.

通过本实施例提供的方式,可以对各引线之间的距离进行确认,从而与预设短路距离进行对比,确定该焊线后的目标芯片是否可能会出现异常。从而尽量避免键合短路的芯片出现,影响使用的体验感。Through the method provided by this embodiment, the distance between the leads can be confirmed, and compared with the preset short-circuit distance, it can be determined whether the target chip after the wire bonding may be abnormal. In order to avoid the appearance of short-circuited chips as far as possible, which will affect the experience of use.

可选的,所述提取所述引线对应的焊球特征,根据所述焊球特征,确定所述焊线后的目标芯片的焊球是否存在异常,包括:Optionally, the extracting the features of the solder balls corresponding to the leads, and according to the features of the solder balls, determining whether there is an abnormality in the solder balls of the target chip after the wire bonding includes:

根据所述焊球特征,确定焊球颜色;Determine the color of the solder ball according to the solder ball characteristics;

根据所述焊球颜色,确定焊球否存在氧化;Determine whether there is oxidation in the solder ball according to the color of the solder ball;

若焊球存在氧化,则确定所述焊线后的目标芯片的焊球存在异常;If the solder balls are oxidized, it is determined that the solder balls of the target chip after the wire bonding are abnormal;

若焊球不存在氧化,则提取所述焊球特征中的焊球直径;If there is no oxidation in the solder ball, then extract the solder ball diameter in the solder ball feature;

将所述焊球直径与预设直径阈值进行匹配,若所述焊球直径低于所述预设直径阈值,则确定所述焊线后的目标芯片的焊球不存在异常。The diameter of the solder ball is matched with a preset diameter threshold, and if the diameter of the solder ball is lower than the preset diameter threshold, it is determined that there is no abnormality in the solder ball of the target chip after the wire bonding.

通过本实施例提供的方式,在上述引线与引线路径都不存在异常时,可以对焊球进行检测,避免焊球过大或过小导致焊线后的目标芯片使用产生异常的情况。Through the method provided by this embodiment, when there is no abnormality in the above-mentioned lead wires and lead wire paths, the solder balls can be detected to avoid the situation that the solder balls are too large or too small to cause abnormal use of the target chip after wire bonding.

可选的,所述根据所述拉力检测结果,确定焊线合格的焊线后的目标芯片的引线焊接是否牢固,包括:Optionally, according to the pulling force detection result, determining whether the wire bonding of the target chip after the wire bonding is qualified is firm, including:

解析所述拉力检测结果,确定所述焊线后的目标芯片的引线的松紧度;Analyzing the tension detection result to determine the tightness of the leads of the target chip after the wire bonding;

将每一引线的松紧度与预设松紧度进行对比,确定是否存在小于预设松紧度的引线;Comparing the tightness of each lead wire with a preset tightness, to determine whether there is a lead wire smaller than the preset tightness;

若存在小于预设松紧度的引线,则确定所述焊线后的目标芯片的焊线不牢固。If there are wires less than the preset tightness, it is determined that the wire bonding of the target chip after the wire bonding is not firm.

通过本实施例提供的方式,通过推拉力机的检测,确定焊线后的目标芯片是否焊线牢固,可以进一步确定焊线后的目标芯片是否合格,减少检测误差。Through the method provided in this embodiment, through the detection of the push-pull machine, it is determined whether the target chip after the wire bonding is firmly bonded, which can further determine whether the target chip after the wire bonding is qualified, and reduce the detection error.

第二方面,本申请提供一种芯片焊线检测装置,包括:In a second aspect, the present application provides a chip bonding wire detection device, including:

图像接收模块,用于接收图像采集装置上传的芯片图像;An image receiving module, configured to receive the chip image uploaded by the image acquisition device;

芯片确定模块,用于根据所述芯片图像,确定所述芯片图像对应的芯片是否为目标芯片;A chip determination module, configured to determine whether the chip corresponding to the chip image is a target chip according to the chip image;

焊线控制模块,用于若所述芯片图像对应的芯片为目标芯片,则控制所述目标芯片进入焊线机进行焊线,生成焊线后的目标芯片;A wire bonding control module, configured to control the target chip to enter a wire bonding machine for wire bonding if the chip corresponding to the chip image is a target chip, to generate a target chip after wire bonding;

机器启动模块,用于启动拥有放大效果的机器对所述焊线后的目标芯片进行图像采集;A machine starting module, configured to start a machine with a magnification effect to collect images of the target chip after the wire bonding;

焊线分析模块,用于接收所述拥有放大效果的机器的采集的图像,根据所述图像,确定所述焊线后的目标芯片是否存在焊线异常;The bonding wire analysis module is used to receive the image collected by the machine with the amplification effect, and determine whether there is abnormal bonding wire in the target chip after the bonding wire according to the image;

推拉力机控制模块,用于若所述焊线后的目标芯片不存在焊线异常,则启动推拉力机进行拉力检测;The push-pull machine control module is used to start the push-pull machine for pulling force detection if there is no abnormal wire bonding in the target chip after the wire bonding;

拉力分析模块,用于接收所述推拉力机的拉力检测结果,根据所述拉力检测结果,确定所述焊线后的目标芯片的引线焊接是否牢固;The tension analysis module is configured to receive the tension detection result of the push-pull machine, and determine whether the wire bonding of the target chip after the wire bonding is firm according to the tension detection result;

合格分析模块,用于若所述焊线后的目标芯片的焊线牢固,则确定所述焊线后的目标芯片合格。The qualification analysis module is configured to determine that the target chip after the wire bonding is qualified if the wire bonding of the target chip after the wire bonding is firm.

可选的,所述芯片确定模块具体用于:Optionally, the chip determination module is specifically used for:

通过芯片图像,确定所述芯片图像对应的芯片的型号;Determine the model of the chip corresponding to the chip image through the chip image;

根据所述型号,确定预设标准图像;所述预设标准图像为所述型号对应的不存在任何问题的图像;Determine a preset standard image according to the model; the preset standard image is an image corresponding to the model without any problem;

将所述芯片图像与所述预设标准图像进行匹配,确定匹配度;Matching the chip image with the preset standard image to determine the matching degree;

将所述匹配度与预设匹配阈值进行对比,若所述匹配度高于所述预设匹配阈值,则将所述芯片图像对应的芯片作为目标芯片。The matching degree is compared with a preset matching threshold, and if the matching degree is higher than the preset matching threshold, the chip corresponding to the chip image is used as a target chip.

可选的,所述芯片确定模块具体还用于:Optionally, the chip determination module is also specifically used for:

将所述芯片图像与所述预设标准图像按照预设方式进行网格划分;performing grid division on the chip image and the preset standard image according to a preset method;

将所述芯片图像的每一网格的画面颜色与所述预设标准图像的每一网格的画面颜色进行对比,确定是否存在颜色不一致的网格;Comparing the screen color of each grid of the chip image with the screen color of each grid of the preset standard image to determine whether there are grids with inconsistent colors;

若存在颜色不一致的网格,则根据颜色不一致的网格的数量,确定颜色的匹配度。If there are grids with inconsistent colors, the color matching degree is determined according to the number of grids with inconsistent colors.

可选的,所述焊线分析模块具体用于:Optionally, the welding line analysis module is specifically used for:

识别所述图像的引线,确定所述焊线后的目标芯片的焊线数量是否正确;Identify the leads of the image, and determine whether the number of bonding wires of the target chip after the bonding wires is correct;

若所述焊线后的目标芯片的焊线数量正确,则提取所述引线的焊线路径特征,根据所述焊线路径特征,确定所述焊线后的目标芯片的焊线路径是否存在异常;If the number of bonding wires of the target chip after the wire bonding is correct, extract the bonding wire path characteristics of the leads, and determine whether there is an abnormality in the bonding wire path of the target chip after the bonding wires according to the bonding wire path characteristics. ;

若所述焊线路径不存在异常,则提取所述引线对应的焊球特征,根据所述焊球特征,确定所述焊线后的目标芯片的焊球是否存在异常;If there is no abnormality in the wire bonding path, extract the solder ball feature corresponding to the lead, and determine whether the solder ball of the target chip after the wire bonding is abnormal according to the solder ball feature;

若所述焊线后的目标芯片的焊球不存在异常,则确定所述焊线后的目标芯片不存在焊线异常。If there is no abnormality in the solder balls of the target chip after the wire bonding, it is determined that there is no abnormality in the wire bonding of the target chip after the wire bonding.

可选的,所述焊线分析模块具体还用于:Optionally, the welding line analysis module is also specifically used for:

根据所述焊线路径特征,确定所述焊线后的目标芯片是否存在断线的情况;According to the characteristics of the wire bonding path, determine whether the target chip after the wire bonding is disconnected;

若不存在断线的情况,则提取所述焊线路径特征中每两条引线之间的距离;If there is no broken wire, then extract the distance between every two leads in the wire path feature;

将所述距离与预设短路距离进行对比;comparing said distance with a preset short-circuit distance;

若存在小于所述预设短路距离的引线距离,则确定所述焊线后的目标芯片的焊线路径存在异常;If there is a wire distance less than the preset short-circuit distance, it is determined that the wire bonding path of the target chip after the wire bonding is abnormal;

若所述每两条引线之间的距离均大于所述预设短路距离,则确定所述焊线后的目标芯片的焊线路径不存在异常。If the distance between each two leads is greater than the preset short-circuit distance, it is determined that there is no abnormality in the bonding wire path of the target chip after the wire bonding.

可选的,所述焊线分析模块具体还用于:Optionally, the welding line analysis module is also specifically used for:

根据所述焊球特征,确定焊球颜色;Determine the color of the solder ball according to the solder ball characteristics;

根据所述焊球颜色,确定焊球否存在氧化;Determine whether there is oxidation in the solder ball according to the color of the solder ball;

若焊球存在氧化,则确定所述焊线后的目标芯片的焊球存在异常;If the solder balls are oxidized, it is determined that the solder balls of the target chip after the wire bonding are abnormal;

若焊球不存在氧化,则提取所述焊球特征中的焊球直径;If there is no oxidation in the solder ball, then extract the solder ball diameter in the solder ball feature;

将所述焊球直径与预设直径阈值进行匹配,若所述焊球直径低于所述预设直径阈值,则确定所述焊线后的目标芯片的焊球不存在异常。The diameter of the solder ball is matched with a preset diameter threshold, and if the diameter of the solder ball is lower than the preset diameter threshold, it is determined that there is no abnormality in the solder ball of the target chip after the wire bonding.

可选的,所述拉力分析模块具体用于:Optionally, the tension analysis module is specifically used for:

解析所述拉力检测结果,确定所述焊线后的目标芯片的引线的松紧度;Analyzing the tension detection result to determine the tightness of the leads of the target chip after the wire bonding;

将每一引线的松紧度与预设松紧度进行对比,确定是否存在小于预设松紧度的引线;Comparing the tightness of each lead wire with a preset tightness, to determine whether there is a lead wire smaller than the preset tightness;

若存在小于预设松紧度的引线,则确定所述焊线后的目标芯片的焊线不牢固。If there are wires less than the preset tightness, it is determined that the wire bonding of the target chip after the wire bonding is not firm.

第三方面,本申请提供一种电子设备,包括:存储器和处理器,所述存储器上存储有能够被处理器加载并执行第一方面的方法的计算机程序。In a third aspect, the present application provides an electronic device, including: a memory and a processor, where a computer program that can be loaded by the processor and execute the method of the first aspect is stored in the memory.

第四方面,本申请提供一种计算机可读存储介质,存储有能够被处理器加载并执行第一方面的方法的计算机程序。In a fourth aspect, the present application provides a computer-readable storage medium storing a computer program capable of being loaded by a processor and executing the method of the first aspect.

附图说明Description of drawings

为了更清楚地说明本申请实施例或现有技术中的技术方案,下面将对实施例或现有技术描述中所需要使用的附图作一简单地介绍,显而易见地,下面描述中的附图是本申请的一些实施例,对于本领域普通技术人员来讲,在不付出创造性劳动性的前提下,还可以根据这些附图获得其他的附图。In order to more clearly illustrate the technical solutions in the embodiments of the present application or the prior art, the following will briefly introduce the drawings that need to be used in the description of the embodiments or the prior art. Obviously, the accompanying drawings in the following description These are some embodiments of the present application. Those skilled in the art can also obtain other drawings based on these drawings without any creative effort.

图1为本申请一实施例提供的一种应用场景示意图;FIG. 1 is a schematic diagram of an application scenario provided by an embodiment of the present application;

图2为本申请一实施例提供的一种芯片焊线检测方法的流程图;FIG. 2 is a flow chart of a chip bonding wire detection method provided by an embodiment of the present application;

图3为本申请一实施例提供的一种芯片焊线检测方法的具体实现流程;FIG. 3 is a specific implementation flow of a chip bonding wire detection method provided by an embodiment of the present application;

图4为本申请一实施例提供的一种芯片焊线检测装置的结构示意图;FIG. 4 is a schematic structural diagram of a chip bonding wire detection device provided by an embodiment of the present application;

图5为本申请一实施例提供的一种电子设备的结构示意图。FIG. 5 is a schematic structural diagram of an electronic device provided by an embodiment of the present application.

具体实施方式Detailed ways

为使本申请实施例的目的、技术方案和优点更加清楚,下面将结合本申请实施例中的附图,对本申请实施例中的技术方案进行清楚、完整地描述。显然,所描述的实施例是本申请一部分实施例,而不是全部的实施例。基于本申请中的实施例,本领域普通技术人员在没有作出创造性劳动前提下所获得的所有其他实施例,都属于本申请保护的范围。In order to make the purpose, technical solutions and advantages of the embodiments of the present application clearer, the technical solutions in the embodiments of the present application will be clearly and completely described below in conjunction with the drawings in the embodiments of the present application. Apparently, the described embodiments are some of the embodiments of the present application, but not all of them. Based on the embodiments in this application, all other embodiments obtained by persons of ordinary skill in the art without creative efforts fall within the protection scope of this application.

另外,本文中术语“和/或”,仅仅是一种描述关联对象的关联关系,表示可以存在三种关系,例如,A和/或B,可以表示:单独存在A,同时存在A和B,单独存在B这三种情况。另外,本文中字符“/”,如无特殊说明,一般表示前后关联对象是一种“或”的关系。In addition, the term "and/or" in this article is only an association relationship describing associated objects, which means that there may be three relationships, for example, A and/or B may mean: A exists alone, A and B exist at the same time, There are three cases of B alone. In addition, the character "/" in this article, unless otherwise specified, generally indicates that the contextual objects are an "or" relationship.

下面结合说明书附图对本申请实施例作进一步详细描述。The embodiments of the present application will be further described in detail below in conjunction with the accompanying drawings.

目前对IC的检测更多的是人工进行检测,但传统的人工检测需要投入大量的人力和物力去培养专业的检测人员,且人工检测的可控性较差,另外,长时间作业会产生视觉疲劳,对IC检测的准确率也无法控制。At present, IC detection is mostly carried out manually, but traditional manual detection requires a lot of manpower and material resources to train professional inspectors, and the controllability of manual detection is poor. In addition, long-term work will cause visual Fatigue, the accuracy of IC detection can not be controlled.

基于此,本申请提供一种芯片焊线检测方法、装置、电子设备及存储介质。Based on this, the present application provides a chip bonding wire detection method, device, electronic equipment and storage medium.

接收图像采集装置上传的芯片图像,根据这一芯片图像确定目标芯片,然后控制目标芯片进入焊线机进行焊线。接收焊线机的运行数据,并根据这一运行数据确定是否存在焊线后的目标芯片。若有,则启动拥有放大效果的机器进行焊线检测,并根据焊线检测结果,确定这一焊线后的目标芯片是否合格。若合格,则启动推拉力机进行拉力检测,并根据拉力检测结果,确定焊线合格的焊线后的目标芯片的引线焊接是否牢固,若牢固则说明这一目标芯片焊线合格,可以保留。Receive the chip image uploaded by the image acquisition device, determine the target chip according to the chip image, and then control the target chip to enter the wire bonding machine for wire bonding. The operation data of the wire bonding machine is received, and it is determined whether there is a target chip after wire bonding according to the operation data. If so, start a machine with an amplification effect for wire bonding inspection, and determine whether the target chip after the wire bonding is qualified according to the wire bonding inspection result. If qualified, then start the push-pull machine to carry out the tensile test, and according to the result of the tensile test, determine whether the lead wire welding of the target chip after the qualified bonding wire is firm, if it is firm, it means that the target chip bonding line is qualified and can be retained.

图1为本申请提供的一种应用场景示意图。在对半导体芯片焊线封装后,可以通过本申请提供的方案对已完成焊线的芯片进行检测,确定芯片焊线是否合格。在本申请应用的场景中,可以分别设置焊前检测装置、焊后检测装置,用于对芯片进行全面的检测,焊前检测装置包括图像采集装置,用于在焊线前检测没有焊线的芯片是否存在缺陷。焊后检测装置包括拥有放大效果的机器、推拉力机,其中拥有放大效果的机器可以对焊线以后的芯片的各个引线进行检测,确定是否存在漏线或错焊的情况;推拉力机可以检测阴引线的牢固程度,进而确定芯片焊线是否合格。当通过图像采集装置确定芯片没有缺陷,则会控制焊线机对这一芯片进行焊线,焊线后的芯片首先进入拥有放大效果的机器检测引线,引线检测无误的芯片才可以用推拉力机进行第二次检测。FIG. 1 is a schematic diagram of an application scenario provided by the present application. After the wire-bonding of the semiconductor chip is packaged, the wire-bonded chip can be inspected through the solution provided by the present application to determine whether the chip-bonding wire is qualified. In the application scene of this application, a pre-welding detection device and a post-welding detection device can be respectively set up for comprehensive detection of the chip. Whether the chip is defective. The post-soldering detection device includes a machine with amplifying effect and a push-pull machine. The machine with a magnifying effect can detect each lead wire of the chip after wire bonding to determine whether there is a missing wire or wrong welding; the push-pull machine can detect The firmness of the negative lead, and then determine whether the chip bonding wire is qualified. When it is determined by the image acquisition device that the chip has no defects, the wire bonding machine will be controlled to bond the chip. After the wire bonding, the chip first enters the machine with amplifying effect to detect the lead wires. Do a second test.

具体的实现方式可以参考以下实施例。For specific implementation manners, reference may be made to the following embodiments.

图2为本申请一实施例提供的一种芯片焊线检测方法的流程图,本实施例的方法可以应用于以上场景中的服务器。如图2所示的,该方法包括:FIG. 2 is a flow chart of a chip bonding wire detection method provided by an embodiment of the present application. The method of this embodiment can be applied to the server in the above scenario. As shown in Figure 2, the method includes:

S201、接收图像采集装置上传的芯片图像。S201. Receive the chip image uploaded by the image acquisition device.

图像采集装置可以是一个与焊线机为一体的装置,设置于焊线机上,当焊线机焊线前会通过图像采集装置先采集芯片的图像,采集完成以后会上传到服务器中。The image acquisition device can be a device integrated with the wire bonding machine, which is set on the wire bonding machine. Before the wire bonding machine wires, the image acquisition device will first collect the image of the chip, and upload it to the server after the acquisition is completed.

在一些实现方式中,图像采集装置也可以是一个单独设置在焊线机前,用于保证在焊线机焊线前,提前获取芯片的图像。In some implementation manners, the image acquisition device may also be separately arranged in front of the wire bonding machine, so as to ensure that the image of the chip is acquired in advance before the wire bonding machine wires bonding.

在另一些实现方式中,图像采集装置可以是一直启动的,并且预先设置芯片的特征,在图像采集装置捕捉到有关于芯片的特征后,才会将对应的图片上传。In some other implementation manners, the image acquisition device can be started all the time, and the characteristics of the chip are preset, and the corresponding picture will be uploaded only after the image acquisition device captures the characteristics related to the chip.

S202、根据芯片图像,确定芯片图像对应的芯片是否为目标芯片。S202. According to the chip image, determine whether the chip corresponding to the chip image is a target chip.

目标芯片可以理解为需要进行焊线,但是还没有焊线的芯片,另外,目标芯片可以为没有任何缺陷的芯片。The target chip can be understood as a chip that needs to be bonded but has not yet been bonded. In addition, the target chip can be a chip without any defect.

在接收到芯片图像后,可以对芯片图像进行识别,确定上传的画面中是否存在芯片,如果存在芯片,则可以对芯片检验是否存在缺陷。如果存在缺陷,则可以确定一下这些缺陷是否会影响芯片的焊线。After receiving the chip image, the chip image can be identified to determine whether there is a chip in the uploaded picture, and if there is a chip, the chip can be inspected for defects. If there are defects, you can determine whether these defects affect the bonding wires of the chip.

在一些实现方式中,可以建立一个深度学习模型,另外,采集大量存在缺陷的芯片图像,以及对应的芯片缺陷类型,将这些存在缺陷的芯片图像以及对应的芯片缺陷类型作为样本输入到该深度学习模型中,训练这一深度学习模型,使得这一深度学习模型可以识别芯片图像,确定缺陷的类型。如果某芯片没有缺陷,则输出的内容是空的,即不会输出任何缺陷类型。In some implementations, a deep learning model can be established. In addition, a large number of defective chip images and corresponding chip defect types are collected, and these defective chip images and corresponding chip defect types are input as samples to the deep learning model. In the model, the deep learning model is trained so that the deep learning model can recognize the chip image and determine the type of defect. If a chip has no defects, the output content is empty, that is, no defect type will be output.

在通过上述深度学习模型,确定了某芯片存在的缺陷类型后,根据芯片图像识别所有缺陷影响的芯片的范围,当影响范围超过一定面积后,可以认为这些缺陷严重影响芯片的使用,可以将其作废,不进行焊线。比如,缺陷覆盖范围超过芯片总面积的25%以上,即可将该芯片作废。如果缺陷覆盖范围占芯片总面积的25%以下或者没有缺陷,则可以作为目标芯片。After the above-mentioned deep learning model is used to determine the type of defect in a certain chip, the range of the chip affected by all defects is identified according to the chip image. When the affected range exceeds a certain area, it can be considered that these defects seriously affect the use of the chip. Obsolete, do not perform wire welding. For example, if the defect coverage exceeds 25% of the total area of the chip, the chip can be scrapped. If the defect coverage accounts for less than 25% of the total chip area or if there are no defects, it can be used as a target chip.

S203、控制目标芯片进入焊线机进行焊线,生成焊线后的目标芯片。S203. Control the target chip to enter the wire bonding machine for wire bonding, and generate the target chip after wire bonding.

在通过上述步骤确定了目标芯片以后,可以启动焊线机,同时可以将目标芯片传输至焊线机内进行焊线,生成焊线后的目标芯片。After the target chip is determined through the above steps, the wire bonding machine can be started, and at the same time, the target chip can be transferred to the wire bonding machine for wire bonding to generate the wire bonded target chip.

S204、启动拥有放大效果的机器对焊线后的目标芯片进行图像采集。S204, start the machine with zoom effect to collect the image of the target chip after wire bonding.

拥有放大效果的机器可以是一个拥有放大效果的图像采集装置,可以将焊线后的目标芯片进行放大,可以更加清晰的看出每一引线的状态,从而对其进行图像采集。The machine with magnification effect can be an image acquisition device with magnification effect, which can enlarge the target chip after wire bonding, so that the state of each lead wire can be seen more clearly, so as to perform image acquisition on it.

S205、接收拥有放大效果的机器采集的图像,根据图像,确定焊线后的目标芯片是否存在焊线异常。S205. Receive an image collected by a machine with a magnification effect, and determine whether the target chip after wire bonding has abnormal wire bonding according to the image.

上述拥有放大效果的机器采集的图像也会上传到服务器中,因此在接收到拥有放大效果的机器采集的图像后,可以对图像进行识别,确定这一目标芯片的是否存在引线漏焊或者引线错焊的情况,比如,某一对引脚没有引线连接,或者某一引脚的引线错焊到了另一引脚处,这两个引脚并非一对的情况,可以认为焊线异常。此外,还可以通过对图像的识别,确定引线是否存在断连的情况,如果有,则也可以认为存在焊线异常。另外,还可以通过图像确定焊球是否标准,如果某一焊球过大或者过小,都可以认为存在焊线异常。The image collected by the above-mentioned machine with magnification effect will also be uploaded to the server. Therefore, after receiving the image collected by the machine with magnification effect, the image can be identified to determine whether there is a lead wire leakage or a wrong wire of the target chip. In the case of soldering, for example, a certain pair of pins is not connected with a lead wire, or the lead wire of a certain pin is wrongly welded to another pin, and the two pins are not a pair, it can be considered that the welding wire is abnormal. In addition, it is also possible to determine whether there is a disconnection of the lead wire through image recognition, and if so, it can also be considered that there is an abnormality in the welding wire. In addition, it is also possible to determine whether the solder ball is standard through the image. If a certain solder ball is too large or too small, it can be considered that there is an abnormal solder wire.

S206、若焊线完成的目标芯片不存在焊线异常,则启动推拉力机进行拉力检测。S206 , if there is no abnormality in the wire bonding of the target chip where the wire bonding is completed, start the push-pull force machine to perform tension detection.

推拉力机可以用来检测芯片的引线拉力的牢固程度。如果通过分析上述图像确定焊线不存在异常的话,就可以启动推拉力机,将焊线后的目标芯片传输至推拉力机进行拉力检测。The push-pull machine can be used to detect the firmness of the chip's lead wire pull. If it is determined by analyzing the above image that there is no abnormality in the bonding wire, the push-pull machine can be started, and the target chip after the wire bonding is transferred to the push-pull machine for tension testing.

S207、接收推拉力机的拉力检测结果,根据拉力检测结果,确定焊线后的目标芯片的引线焊接是否牢固。S207. Receive the tension detection result of the push-pull machine, and determine whether the wire bonding of the target chip after wire bonding is firm according to the tension detection result.

推拉力机的拉力检测结果可以传输至服务器中,在接收到拉力检测结果后,可以确定焊线后的目标芯片的拉力大小,如果这一拉力大小达到了标准,则可以认为该焊线后的目标芯片是牢固的,如果这一拉力大小小于这一标准,则可以认为是不牢固的。The pulling force detection result of the push-pull machine can be transmitted to the server. After receiving the pulling force detection result, the pulling force of the target chip after the wire bonding can be determined. If the pulling force reaches the standard, it can be considered that the wire bonding The target chip is solid, if the pulling force is smaller than this standard, it can be considered as not firm.

在一些实现方式中,每一芯片的拉力标准可以根据芯片的型号进行区分,不同型号的芯片可能需要不同拉力才能保证芯片的正常使用,因此可以先利用芯片的型号,确定对应的拉力标准,然后根据拉力检测的结果,确定这一焊线后的目标芯片是否牢固。In some implementations, the tensile standard of each chip can be distinguished according to the model of the chip. Different types of chips may require different tensile forces to ensure the normal use of the chip. Therefore, the corresponding tensile standard can be determined by using the model of the chip, and then According to the result of the tension test, it is determined whether the target chip after the wire bonding is firm.

在另一些实现方式中,如果拉力大于这一型号对应的拉力标准,则可能会使焊线后的目标芯片在拉力检测结束后被推拉力机击打,导致焊线后的目标芯片变形或者损坏。为了减少拉力牢固但过紧导致芯片受损的情况,可以在拉力检测引线焊接牢固后,再次通过拥有放大效果的机器重新采集这一焊线后的目标芯片的图像,分析是否这一焊线后的目标芯片的状态。In other implementations, if the pulling force is greater than the corresponding pulling force standard of this model, the target chip after the wire bonding may be hit by the push-pull force machine after the pulling force test is completed, resulting in deformation or damage of the target chip after the wire bonding . In order to reduce the situation that the tension is strong but the chip is damaged due to excessive tension, after the tension detection lead wire is welded firmly, the image of the target chip after the wire bonding can be re-acquired through a machine with a magnification effect to analyze whether the wire bonding The state of the target chip.

S208、若焊线后的目标芯片的焊线牢固,则确定焊线后的目标芯片合格。S208. If the wire bonding of the target chip after wire bonding is firm, determine that the target chip after wire bonding is qualified.

通过本申请提供的方案,在目标芯片焊线前,先通过图像采集装置对芯片进行检测,确定出目标芯片,尽量减少有缺陷的芯片进行焊线,造成资源的浪费。另外,在焊线后利用拥有放大效果的机器确定焊线是否存在问题,如果没有问题则利用推拉力机进行焊线拉力的检测。在焊线不存在问题的基础上,保证焊线拉力没有问题,从而保证芯片焊线合格,减少残次品的出现。具体实现流程可以参考图3。Through the solution provided by this application, before the target chip is bonded, the chip is detected by the image acquisition device to determine the target chip, and the defective chips are minimized to be bonded, resulting in waste of resources. In addition, after welding, use a machine with amplifying effect to determine whether there is a problem with the welding wire. If there is no problem, use a push-pull machine to detect the pulling force of the welding wire. On the basis that there is no problem with the bonding wire, ensure that there is no problem with the tension of the bonding wire, thereby ensuring that the chip bonding wire is qualified and reducing the occurrence of defective products. For a specific implementation process, refer to FIG. 3 .

在一些实施例中,可以通过芯片图像,确定芯片图像对应的芯片的型号;根据型号,确定预设标准图像;将芯片图像与预设标准图像进行匹配,确定匹配度;将匹配度与预设匹配阈值进行对比,若匹配度高于预设匹配阈值,则将芯片图像对应的芯片作为目标芯片。In some embodiments, the model of the chip corresponding to the chip image can be determined through the chip image; the preset standard image is determined according to the model; the chip image is matched with the preset standard image to determine the matching degree; the matching degree is compared with the preset The matching threshold is compared, and if the matching degree is higher than the preset matching threshold, the chip corresponding to the chip image is used as the target chip.

由于芯片的型号对应的编号一般可以刻印在芯片中的固定位置,在通过上述图像采集装置接收到芯片图像后,可以对芯片图像进行识别,确定图像中存在的字符串,从而根据这一字符串,确定对应的型号。Since the number corresponding to the model of the chip can generally be engraved on a fixed position in the chip, after receiving the image of the chip through the above-mentioned image acquisition device, the image of the chip can be recognized to determine the character string existing in the image, so that according to the character string , to determine the corresponding model.

预设标准图像则可以认为是每一种型号对应的没有任何缺陷的芯片图像。这些预设标准图像可以存储在数据库中,同时与对应型号的字符串一一对应。预设匹配阈值可以认为是与预设标准图像的匹配度最小但可以作为目标芯片对应的匹配度。The preset standard image can be regarded as a chip image without any defects corresponding to each model. These preset standard images can be stored in the database, and at the same time have a one-to-one correspondence with the character strings of the corresponding models. The preset matching threshold can be considered as the minimum matching degree with the preset standard image but can be regarded as the matching degree corresponding to the target chip.

具体的,在确定了芯片图像后,根据图像识别,确定这一芯片对应的型号,从而从数据库中调取这一字符串对应的预设标准图像,然后将芯片图像和预设标准图像进行匹配,确定存在不同的地方,若存在与预设标准图像不同的地方,则可以认为该芯片存在缺陷。Specifically, after the chip image is determined, the model corresponding to the chip is determined according to the image recognition, so that the preset standard image corresponding to the character string is retrieved from the database, and then the chip image is matched with the preset standard image , it is determined that there is a difference, if there is a difference from the preset standard image, it can be considered that the chip is defective.

当这一芯片存在缺陷时,可以根据缺陷的面积确定匹配度,并将这一匹配度与预设匹配阈值进行对比,当该芯片的匹配度高于预设匹配阈值时,则可以作为目标芯片。When the chip has a defect, the matching degree can be determined according to the area of the defect, and the matching degree is compared with the preset matching threshold. When the matching degree of the chip is higher than the preset matching threshold, it can be used as the target chip .

通过本实施例提供的方式,在确定目标芯片时,可以先通过图像识别,确定这一芯片的型号,从而调取对应的预设标准图像,然后进行对比,确定匹配度。并且设置每一型号对应的预设匹配阈值,当匹配度高于预设匹配阈值时,可以将这一芯片作为目标芯片。通过图像识别的方式,确定目标芯片,可以减少人为识别可能造成的误检问题,减少成本损失,提高芯片利用率。Through the method provided in this embodiment, when determining the target chip, the model of the chip can be determined first through image recognition, thereby calling the corresponding preset standard image, and then comparing to determine the matching degree. And set a preset matching threshold corresponding to each model, and when the matching degree is higher than the preset matching threshold, this chip can be used as the target chip. Determining the target chip through image recognition can reduce false detection problems that may be caused by human identification, reduce cost losses, and improve chip utilization.

在一些实施例中,可以将所述芯片图像与所述预设标准图像按照预设方式进行网格划分;将所述芯片图像的每一网格的画面颜色与所述预设标准图像的每一网格的画面颜色进行对比,确定是否存在颜色不一致的网格;若存在颜色不一致的网格,则根据颜色不一致的网格的数量,确定颜色的匹配度。In some embodiments, the chip image and the preset standard image can be divided into grids according to a preset method; Compare the screen colors of a grid to determine whether there are grids with inconsistent colors; if there are grids with inconsistent colors, determine the color matching degree according to the number of grids with inconsistent colors.

在本实施例中进行网格划分,可以认为是将芯片图像进行等份的划分,可以保证芯片的网格大小一样,同时可以保证芯片图像与预设标准图像的每一网格一一对应。如果存在芯片图像的某一网格中的图像特征与预设标准图像的对应网格的图像特征不一致,则可以认为这一网格与预设标准图像不匹配。The grid division in this embodiment can be regarded as dividing the chip image into equal parts, which can ensure that the grid size of the chip is the same, and at the same time can ensure that the chip image corresponds to each grid of the preset standard image one-to-one. If the image features in a certain grid of the chip image are inconsistent with the image features of the corresponding grid of the preset standard image, it can be considered that this grid does not match the preset standard image.

在一些实现方式中,图像特征不一致,可能面临的芯片情况为芯片颜色不同,可能存在氧化,也可能面临芯片缺失的情况。在进行图像匹配时,可以不考虑不一致的情况究竟是颜色不一致,还是芯片缺失的问题,只要不一致,就可以认为不匹配。In some implementations, the image features are inconsistent, and the chips may have different colors, there may be oxidation, and the chips may be missing. When performing image matching, it is not necessary to consider whether the inconsistency is the color inconsistency or the missing chip. As long as the inconsistency is inconsistent, it can be considered as a mismatch.

在另一些实现方式中,可以预先设置氧化对应的若干图像特征以及芯片缺失对应的若干图像特征,并将这些图像特征输入至一个新的深度学习模型中,训练这一新的深度学习模型,使得这一深度学习模型可以通过识别芯片图像,确定芯片的缺陷究竟是氧化造成的,还是芯片缺失造成的。因此,在对芯片图像进行网格划分后将这一芯片图像输入到这一新的深度学习模型中,从而确定与预设标准图像不一致的网格产生这种不一致的原因。在进行匹配度与预设匹配阈值的对比时,可以将预设匹配阈值进行区分设置,比如设置成预设颜色匹配阈值以及预设缺失匹配阈值。其中,若与预设标准图像颜色存在不一致的网格带来的匹配度高于预设颜色匹配阈值时,可以认为这一芯片可以作为目标芯片。若芯片缺失带来的匹配度超过预设缺失匹配阈值,也可以认为这一芯片可以作为目标芯片。In other implementations, several image features corresponding to oxidation and some image features corresponding to chip loss can be set in advance, and these image features are input into a new deep learning model, and the new deep learning model is trained so that This deep learning model can determine whether the defect of the chip is caused by oxidation or missing chip by recognizing the chip image. Therefore, the chip image was input into this new deep learning model after meshing the chip image, so as to determine the reason for the inconsistency of the mesh inconsistent with the preset standard image. When comparing the matching degree with the preset matching threshold, the preset matching threshold can be set differently, for example, as a preset color matching threshold and a preset missing matching threshold. Wherein, if the matching degree brought by the grid inconsistent with the preset standard image color is higher than the preset color matching threshold, it can be considered that this chip can be used as the target chip. If the matching degree brought about by the missing chip exceeds the preset missing matching threshold, it can also be considered that this chip can be used as the target chip.

通过本实施例提供的方式,可以利用图像的颜色对芯片图像进行识别以及区分,从而确定芯片与标准芯片之间的区别,进而确定出这一芯片是否可以作为目标芯片。通过这种图像识别的方式,可以尽可能全面的确定芯片的匹配度,减少人为检测带来的误差。Through the method provided by this embodiment, the chip image can be identified and distinguished by the color of the image, so as to determine the difference between the chip and the standard chip, and then determine whether this chip can be used as a target chip. Through this image recognition method, the matching degree of the chip can be determined as comprehensively as possible, and the error caused by human detection can be reduced.

在一些实施例中,可以识别图像的引线,确定焊线后的目标芯片的焊线数量是否正确;若焊线后的目标芯片的焊线数量正确,则提取引线的焊线路径特征,根据焊线路径特征,确定焊线后的目标芯片的焊线路径是否存在异常;若焊线路径不存在异常,则提取引线对应的焊球特征,根据焊球特征,确定焊线后的目标芯片的焊球是否存在异常;若焊线后的目标芯片的焊球不存在异常,则确定焊线后的目标芯片不存在焊线异常。In some embodiments, the wires of the image can be identified to determine whether the number of wires of the target chip after the wire bonding is correct; Wire path features to determine whether there is an abnormality in the wire bonding path of the target chip after wire bonding; if there is no abnormality in the wire bonding path, extract the solder ball feature corresponding to the lead, and determine the solder ball feature of the target chip after wire bonding according to the solder ball feature. Whether there is an abnormality in the ball; if there is no abnormality in the solder ball of the target chip after the wire bonding, it is determined that there is no abnormal wire bonding in the target chip after the wire bonding.

引线可以理解为对芯片焊线时使用的线。因为每一型号的芯片需要焊线的引脚是已知的,因此在确定芯片的型号后,可以根据芯片的型号,确定芯片的引脚。从而根据引脚数量确定需要的引线数量。如果引线数量不对应,不管是数量多或者数量少,都可以认为是焊线数量不正确,那么这个焊线后的目标芯片就可以认为是不合格的。The lead wire can be understood as the wire used when bonding the chip. Because the pins of each type of chip that need to be bonded are known, after the type of the chip is determined, the pins of the chip can be determined according to the type of the chip. Thereby determine the number of leads required according to the number of pins. If the number of leads does not correspond, no matter whether the number is large or small, it can be considered that the number of bonding wires is incorrect, and the target chip after this bonding wire can be considered unqualified.

如果焊线的数量标准,不存在少焊或者多焊的情况,则可以对其他方面进行检测,比如焊线是否接错位置。因为引脚一般是成对存在的,因此在焊线过程中,一般焊线的引线都是一一对应的,或者焊线的方式是提前预设好的,因此在焊线数量标准的情况下,可以提取对应引线的焊线路径特征,这一焊线路径特征可以包括焊线的长度、方向等特征。为了方便确定焊线路径特征是否合格,可以提取预设标准图像的焊线路径特征,将其一一进行对比,从而确定焊线路径是否存在异常。If the number of welding wires is standard and there is no under-welding or over-welding, other aspects can be detected, such as whether the welding wires are connected in the wrong position. Because the pins generally exist in pairs, in the process of welding wires, the leads of the general welding wires are in one-to-one correspondence, or the way of welding wires is preset in advance, so in the case of a standard number of welding wires , the wire path feature corresponding to the lead can be extracted, and the wire path feature can include features such as the length and direction of the wire. In order to conveniently determine whether the characteristics of the welding wire path are qualified, the characteristics of the welding wire path of the preset standard image can be extracted and compared one by one to determine whether there is an abnormality in the welding wire path.

在焊线过程中,每一引脚都会由于焊线而产生一个焊球,这个焊球的大小在焊线过程中也有一定的规定,过大或者过小都不合格,另外,焊球的形状也会有一定的限制,一般焊球的形状如果是标准的球体,则可以认为是合格的。为了确定焊球的形状是否合格,可以将焊线后的目标芯片中的焊球形状与预设标准芯片对应的焊线形状进行对比,确定焊球是否存在异常。During the wire bonding process, each pin will produce a solder ball due to the wire bonding. The size of this solder ball also has certain regulations during the wire bonding process. If it is too large or too small, it is not qualified. In addition, the shape of the solder ball There will also be certain restrictions. Generally, if the shape of the solder ball is a standard sphere, it can be considered qualified. In order to determine whether the shape of the solder ball is qualified, the shape of the solder ball in the target chip after wire bonding can be compared with the shape of the solder wire corresponding to the preset standard chip to determine whether the solder ball is abnormal.

因此,在通过上述方式确定焊线路径不存在异常时,可以提取每一引线对应的焊球的焊球特征,通过对焊球特征进行识别分析可以确定焊球的大小以及形状。将析出的焊球的大小与预设标准图像对应的焊球特征的大小进行对比,确定焊线后的目标芯片的焊球大小是否与预设标准图像对应的焊球的大小一致,如果大小一致,则可以认为是合格的。如果不一致,则可以认为是不合格的。Therefore, when it is determined that there is no abnormality in the wire path through the above method, the solder ball features of the solder balls corresponding to each lead can be extracted, and the size and shape of the solder balls can be determined by identifying and analyzing the solder ball features. Compare the size of the precipitated solder ball with the size of the solder ball feature corresponding to the preset standard image, and determine whether the solder ball size of the target chip after wire bonding is consistent with the size of the solder ball corresponding to the preset standard image, if the size is consistent , it can be considered qualified. If not, it can be considered unqualified.

在大小一致的情况下,可以对焊球的形状进行识别,确定焊线后的目标芯片与预设标准图像对应的焊球形状是否一致,若一致则可以认为是合格的。In the case of the same size, the shape of the solder ball can be identified to determine whether the target chip after wire bonding is consistent with the solder ball shape corresponding to the preset standard image. If they are consistent, it can be considered qualified.

通过本实施例提供的方式,可以通过焊线数量以及焊球的形状、大小分析确定出焊线后的目标芯片是否存在焊线异常。相比于人工对焊线进行检测,更能保证焊线检测的全面性,提高检测的准确度。Through the method provided by this embodiment, it can be determined whether the target chip after the wire bonding has abnormal wire bonding through the analysis of the number of wire bonding and the shape and size of the solder balls. Compared with manual detection of welding wires, it can ensure the comprehensiveness of welding wire detection and improve the accuracy of detection.

在一些实施例中,可以根据焊线路径特征,确定焊线后的目标芯片的是否存在断线的情况;若不存在断线的情况,则提取焊线路径特征中每两条引线之间的距离;将距离与预设短路距离进行对比;若存在小于预设短路距离的引线距离,则确定焊线后的目标芯片的焊线路径存在异常;每两条引线之间的距离均大于预设短路距离,则确定焊线后的目标芯片的焊线路径不存在异常。In some embodiments, it is possible to determine whether there is a broken wire in the target chip after the wire bonding according to the characteristics of the wire bonding path; Distance; compare the distance with the preset short-circuit distance; if there is a lead distance less than the preset short-circuit distance, it is determined that the bonding wire path of the target chip after the wire bonding is abnormal; the distance between every two leads is greater than the preset If the short-circuit distance is short, it is determined that there is no abnormality in the bonding wire path of the target chip after the wire bonding.

预设短路距离可以认为是焊线焊偏或焊的过长,所产生的两个引线之间的距离。此时,在焊线焊偏或焊的过长的情况下,两个引线之间的距离过短,可能使得这个芯片在后续使用过程中产生键合短路。The preset short-circuit distance can be considered as the distance between the two leads caused by the deviation of the welding wire or the excessive length of the welding. At this time, when the bonding wire is biased or the bonding wire is too long, the distance between the two leads is too short, which may cause a bonding short circuit in the subsequent use of the chip.

在确定了引线数量不存在异常,且引线之间一一对应,不存在路径异常时,可以根据焊线路径特征,确定每一引线是否存在断连的情况,如果有,则可以说明存在断线,此时这一引线是无效的。如果不存在引线断连的情况则可以从焊线路径特征中提取引线之间的距离。将每两条引线之间的距离与预设短路距离进行对比。如果存在每两条引线之间的距离小于预设短路距离,则可能会发生键合短路的情况,此时可以认为焊线路径存在异常。但是如果引线之间的距离均大于预设短路距离,则可以认为该芯片在后续使用过程中不会出现键合短路的情况,可以认为焊线路径不存在异常。When it is determined that there is no abnormality in the number of leads, and there is a one-to-one correspondence between the leads, and there is no path abnormality, it can be determined whether each lead is disconnected according to the characteristics of the welding wire path. If so, it can be explained that there is a disconnection , this lead is invalid at this time. The distance between leads can be extracted from the wire path feature if there are no lead breaks. Compare the distance between each two leads to the preset short distance. If the distance between every two leads is less than the preset short-circuit distance, a bonding short-circuit may occur, and at this time, it can be considered that there is an abnormality in the bonding wire path. However, if the distance between the leads is greater than the preset short-circuit distance, it can be considered that the chip will not have a bonding short circuit during subsequent use, and it can be considered that there is no abnormality in the bonding wire path.

通过本实施例提供的方式,可以对各引线之间的距离进行确认,从而与预设短路距离进行对比,确定该焊线后的目标芯片是否可能会出现异常。从而尽量避免键合短路的芯片出现,影响使用的体验感。Through the method provided by this embodiment, the distance between the leads can be confirmed, and compared with the preset short-circuit distance, it can be determined whether the target chip after the wire bonding may be abnormal. In order to avoid the appearance of short-circuited chips as far as possible, which will affect the experience of use.

在一些实施例中,可以根据焊球特征,确定焊球颜色;根据焊球颜色,确定焊球是否存在氧化;若存在氧化,则确定焊线后的目标芯片的焊球存在异常;若铜线不存在氧化,则提取焊球特征中的焊球直径;将焊球直径与预设直径阈值进行匹配,若焊球直径所述预设直径阈值,则确定焊线后的目标芯片的焊球不存在异常。In some embodiments, the color of the solder ball can be determined according to the characteristics of the solder ball; according to the color of the solder ball, it is determined whether there is oxidation in the solder ball; if there is oxidation, it is determined that there is an abnormality in the solder ball of the target chip after the wire bonding; if the copper wire If there is no oxidation, then extract the solder ball diameter in the solder ball feature; match the solder ball diameter with the preset diameter threshold, if the solder ball diameter is above the preset diameter threshold, then determine that the solder ball of the target chip after the wire bonding is not There is an exception.

预设直径阈值可以认为是该焊线后的目标芯片的焊球正常的直径,其中这一预设直径阈值可以是焊球的最大值,也可以是焊球的最小值。当大于这一最大值或小于这一最小值时,说明焊球存在异常。这一预设直径阈值对应的最大值或最小值可以通过引线的直径来确定,比如,最大值可以为引线直径的4倍,最小值可以为引线致敬的2倍。The preset diameter threshold can be regarded as the normal diameter of the solder ball of the target chip after the wire bonding, wherein the preset diameter threshold can be the maximum value of the solder ball or the minimum value of the solder ball. When it is greater than this maximum value or less than this minimum value, it indicates that there is an abnormality in the solder ball. The maximum or minimum value corresponding to the preset diameter threshold can be determined by the diameter of the lead wire, for example, the maximum value can be 4 times the diameter of the lead wire, and the minimum value can be 2 times the diameter of the lead wire.

焊球如果氧化则可能会使焊球的表面无光泽或呈黑暗色泽,另外也有可能会出现焊球发红的情况。因此可以通过提取出的焊球特征,确定每一焊球的颜色,如果焊球的颜色出现上述变化,则可以说明焊球存在氧化的情况。如果焊球的颜色不存在上述变化,则可以说明焊球不存在氧化的情况。If the solder ball is oxidized, the surface of the solder ball may be dull or dark, and the solder ball may also appear red. Therefore, the color of each solder ball can be determined through the extracted features of the solder ball. If the above-mentioned change occurs in the color of the solder ball, it can indicate that the solder ball is oxidized. If there is no above-mentioned change in the color of the solder ball, it can be explained that there is no oxidation of the solder ball.

当确定焊球不存在氧化时,可以根据焊球特征,确定焊球的直径。另外,通过引线对应的特征,确定这一焊球对应的引线的直径,从而得到预设直径阈值。如果预设直径阈值是焊球的最大值,那么将焊球的直径与预设直径阈值进行对比,如果焊球的直径大于预设直径阈值,则可以确定焊球的大小存在异常。另外,如果预设直径阈值是焊球的最小值,那么将焊球的直径与预设直径阈值进行对比,如果焊球的直径小于预设直径阈值,则可以确定焊球的大小存在异常。反之,则说明不存在异常。When it is determined that there is no oxidation of the solder ball, the diameter of the solder ball can be determined according to the characteristics of the solder ball. In addition, the diameter of the lead corresponding to the solder ball is determined through the characteristics corresponding to the lead, so as to obtain the preset diameter threshold. If the preset diameter threshold is the maximum value of the solder ball, then the diameter of the solder ball is compared with the preset diameter threshold, and if the diameter of the solder ball is greater than the preset diameter threshold, it can be determined that the size of the solder ball is abnormal. In addition, if the preset diameter threshold is the minimum value of the solder ball, then the diameter of the solder ball is compared with the preset diameter threshold, and if the diameter of the solder ball is smaller than the preset diameter threshold, it can be determined that the size of the solder ball is abnormal. On the contrary, it means that there is no abnormality.

通过本实施例提供的方式,在上述引线与引线路径都不存在异常时,可以对焊球进行检测,避免焊球过大或过小导致焊线后的目标芯片使用产生异常的情况。Through the method provided by this embodiment, when there is no abnormality in the above-mentioned lead wires and lead wire paths, the solder balls can be detected to avoid the situation that the solder balls are too large or too small to cause abnormal use of the target chip after wire bonding.

在一些实施例中,可以解析拉力检测结果,确定焊线合格的焊线后的目标芯片的引线的松紧度;将每一引线的松紧度与预设松紧度进行对比,确定是否存在小于预设松紧度的引线;若存在小于预设松紧度的引线,则确定焊线后的目标芯片的焊线不牢固。In some embodiments, the tension detection result can be analyzed to determine the tightness of the leads of the target chip after the qualified wire bonding; the tightness of each lead is compared with the preset tightness to determine whether there is a wire less than the preset tightness of the lead; if there is a lead less than the preset tightness, it is determined that the bonding wire of the target chip after the wire bonding is not firm.

预设松紧度可以认为是焊线后的目标芯片焊线牢固所对应的松紧度,大于这一松紧度,则可能在检测过程中导致芯片被击打变形,小于这一松紧度,则可能导致该焊线后的目标芯片在后续使用中容易被损坏。The preset tightness can be considered as the tightness corresponding to the firmness of the target chip bonding wire after the wire bonding. If it is greater than this tightness, it may cause the chip to be hit and deformed during the detection process. If it is smaller than this tightness, it may cause The target chip after the wire bonding is easily damaged in subsequent use.

具体的,在得到推拉力机上传的拉力检测结果后,对这一拉力检测结果进行解析,确定这一拉力检测结果中对应的松紧度大小。然后将焊线后的目标芯片的每一引线的松紧度与预设松紧度进行对比。当存在引线的松紧度小于预设松紧度时,则可能会导致该焊线后的目标芯片在后续使用中容易被损坏。说明焊线不牢固。Specifically, after obtaining the tension detection result uploaded by the push-pull machine, the tension detection result is analyzed to determine the degree of tightness corresponding to the tension detection result. Then the tightness of each lead of the target chip after wire bonding is compared with the preset tightness. When the tightness of the leads is less than the preset tightness, the target chip after the wire bonding may be easily damaged in subsequent use. Indicates that the welding wire is not strong.

如果存在引线的松紧度大于预设松紧度时,则可以控制拥有放大效果的机器重新获取焊线后的目标芯片的图像,确定这一焊线后的目标芯片在被推拉力机检测后,是否留下被击打的痕迹。若有,则也可以说明焊线存在异常,无法正常使用。If the tightness of the lead wire is greater than the preset tightness, the machine with the zoom effect can be controlled to reacquire the image of the target chip after the wire bonding, and it is determined whether the target chip after the wire bonding is detected by the push-pull machine. Leave marks of being hit. If there is, it can also indicate that the welding wire is abnormal and cannot be used normally.

通过本实施例提供的方式,通过推拉力机的检测,确定焊线后的目标芯片是否焊线牢固,可以进一步确定焊线后的目标芯片是否合格,减少检测误差。Through the method provided in this embodiment, through the detection of the push-pull machine, it is determined whether the target chip after the wire bonding is firmly bonded, which can further determine whether the target chip after the wire bonding is qualified, and reduce the detection error.

图4为本申请一实施例提供的一种芯片焊线检测装置的结构示意图,如图4所示的,本实施例的芯片焊线检测装置400包括:图像接收模块401、芯片确定模块402、焊线控制模块403、机器启动模块404、焊线分析模块405、推拉力机控制模块406、拉力分析模块407、合格分析模块408。FIG. 4 is a schematic structural diagram of a chip bonding wire detection device provided by an embodiment of the present application. As shown in FIG. Welding wire control module 403 , machine startup module 404 , welding wire analysis module 405 , push-pull force machine control module 406 , pulling force analysis module 407 , and qualification analysis module 408 .

图像接收模块401,用于接收图像采集装置上传的芯片图像;An image receiving module 401, configured to receive the chip image uploaded by the image acquisition device;

芯片确定模块402,用于根据所述芯片图像,确定所述芯片图像对应的芯片是否为目标芯片;A chip determining module 402, configured to determine whether the chip corresponding to the chip image is a target chip according to the chip image;

焊线控制模块403,用于若所述芯片图像对应的芯片为目标芯片,则控制所述目标芯片进入焊线机进行焊线,生成焊线后的目标芯片;The wire bonding control module 403 is configured to, if the chip corresponding to the chip image is a target chip, control the target chip to enter a wire bonding machine for wire bonding, and generate a target chip after wire bonding;

机器启动模块404,用于启动拥有放大效果的机器对所述焊线后的目标芯片进行图像采集;A machine starting module 404, configured to start a machine with a magnification effect to collect images of the target chip after the wire bonding;

焊线分析模块405,用于接收所述拥有放大效果的机器的采集的图像,根据所述图像,确定所述焊线后的目标芯片是否存在焊线异常;The wire bonding analysis module 405 is configured to receive the image collected by the machine with the amplification effect, and determine whether there is an abnormal wire bonding in the target chip after the wire bonding according to the image;

推拉力机控制模块406,用于若所述焊线后的目标芯片不存在焊线异常,则启动推拉力机进行拉力检测;The push-pull machine control module 406 is used to start the push-pull machine for pulling force detection if the target chip after the wire-bonding does not have abnormal wire-bonding;

拉力分析模块407,用于接收所述推拉力机的拉力检测结果,根据所述拉力检测结果,确定所述焊线后的目标芯片的引线焊接是否牢固;The tension analysis module 407 is configured to receive the tension detection result of the push-pull machine, and determine whether the wire bonding of the target chip after the wire bonding is firm according to the tension detection result;

合格分析模块408,用于若所述焊线后的目标芯片的焊线牢固,则确定所述焊线后的目标芯片合格。The qualification analysis module 408 is configured to determine that the target chip after the wire bonding is qualified if the wire bonding of the target chip after the wire bonding is firm.

可选的,所述芯片确定模块402具体用于:Optionally, the chip determination module 402 is specifically configured to:

通过芯片图像,确定所述芯片图像对应的芯片的型号;Determine the model of the chip corresponding to the chip image through the chip image;

根据所述型号,确定预设标准图像;所述预设标准图像为所述型号对应的不存在任何问题的图像;Determine a preset standard image according to the model; the preset standard image is an image corresponding to the model without any problem;

将所述芯片图像与所述预设标准图像进行匹配,确定匹配度;Matching the chip image with the preset standard image to determine the matching degree;

将所述匹配度与预设匹配阈值进行对比,若所述匹配度高于所述预设匹配阈值,则将所述芯片图像对应的芯片作为目标芯片。The matching degree is compared with a preset matching threshold, and if the matching degree is higher than the preset matching threshold, the chip corresponding to the chip image is used as a target chip.

可选的,所述芯片确定模块402具体还用于:Optionally, the chip determination module 402 is specifically further configured to:

将所述芯片图像与所述预设标准图像按照预设方式进行网格划分;performing grid division on the chip image and the preset standard image according to a preset method;

将所述芯片图像的每一网格的画面颜色与所述预设标准图像的每一网格的画面颜色进行对比,确定是否存在颜色不一致的网格;Comparing the screen color of each grid of the chip image with the screen color of each grid of the preset standard image to determine whether there are grids with inconsistent colors;

若存在颜色不一致的网格,则根据颜色不一致的网格的数量,确定颜色的匹配度。If there are grids with inconsistent colors, the color matching degree is determined according to the number of grids with inconsistent colors.

可选的,所述焊线分析模块405具体用于:Optionally, the welding line analysis module 405 is specifically used for:

识别所述图像的引线,确定所述焊线后的目标芯片的焊线数量是否正确;Identify the leads of the image, and determine whether the number of bonding wires of the target chip after the bonding wires is correct;

若所述焊线后的目标芯片的焊线数量正确,则提取所述引线的焊线路径特征,根据所述焊线路径特征,确定所述焊线后的目标芯片的焊线路径是否存在异常;If the number of bonding wires of the target chip after the wire bonding is correct, extract the bonding wire path characteristics of the leads, and determine whether there is an abnormality in the bonding wire path of the target chip after the bonding wires according to the bonding wire path characteristics. ;

若所述焊线路径不存在异常,则提取所述引线对应的焊球特征,根据所述焊球特征,确定所述焊线后的目标芯片的焊球是否存在异常;If there is no abnormality in the wire bonding path, extract the solder ball feature corresponding to the lead, and determine whether the solder ball of the target chip after the wire bonding is abnormal according to the solder ball feature;

若所述焊线后的目标芯片的焊球不存在异常,则确定所述焊线后的目标芯片不存在焊线异常。If there is no abnormality in the solder balls of the target chip after the wire bonding, it is determined that there is no abnormality in the wire bonding of the target chip after the wire bonding.

可选的,所述焊线分析模块405具体还用于:Optionally, the welding line analysis module 405 is also specifically used for:

根据所述焊线路径特征,确定所述焊线后的目标芯片是否存在断线的情况;According to the characteristics of the wire bonding path, determine whether the target chip after the wire bonding is disconnected;

若不存在断线的情况,则提取所述焊线路径特征中每两条引线之间的距离;If there is no broken wire, then extract the distance between every two leads in the wire path feature;

将所述距离与预设短路距离进行对比;comparing said distance with a preset short-circuit distance;

若存在小于所述预设短路距离的引线距离,则确定所述焊线后的目标芯片的焊线路径存在异常;If there is a wire distance less than the preset short-circuit distance, it is determined that the wire bonding path of the target chip after the wire bonding is abnormal;

若所述每两条引线之间的距离均大于所述预设短路距离,则确定所述焊线后的目标芯片的焊线路径不存在异常。If the distance between each two leads is greater than the preset short-circuit distance, it is determined that there is no abnormality in the bonding wire path of the target chip after the wire bonding.

可选的,所述焊线分析模块405具体还用于:Optionally, the welding line analysis module 405 is also specifically used for:

根据所述焊球特征,确定焊球颜色;Determine the color of the solder ball according to the solder ball characteristics;

根据所述焊球颜色,确定焊球否存在氧化;Determine whether there is oxidation in the solder ball according to the color of the solder ball;

若焊球存在氧化,则确定所述焊线后的目标芯片的焊球存在异常;If the solder balls are oxidized, it is determined that the solder balls of the target chip after the wire bonding are abnormal;

若焊球不存在氧化,则提取所述焊球特征中的焊球直径;If there is no oxidation in the solder ball, then extract the solder ball diameter in the solder ball feature;

将所述焊球直径与预设直径阈值进行匹配,若所述焊球直径低于所述预设直径阈值,则确定所述焊线后的目标芯片的焊球不存在异常。The diameter of the solder ball is matched with a preset diameter threshold, and if the diameter of the solder ball is lower than the preset diameter threshold, it is determined that there is no abnormality in the solder ball of the target chip after the wire bonding.

可选的,所述拉力分析模块407具体用于:Optionally, the tension analysis module 407 is specifically used for:

解析所述拉力检测结果,确定所述焊线后的目标芯片的引线的松紧度;Analyzing the tension detection result to determine the tightness of the leads of the target chip after the wire bonding;

将每一引线的松紧度与预设松紧度进行对比,确定是否存在小于预设松紧度的引线;Comparing the tightness of each lead wire with a preset tightness, to determine whether there is a lead wire smaller than the preset tightness;

若存在小于预设松紧度的引线,则确定所述焊线后的目标芯片的焊线不牢固。If there are wires less than the preset tightness, it is determined that the wire bonding of the target chip after the wire bonding is not firm.

图5为本申请一实施例提供的一种电子设备的结构示意图,如图5所示,本实施例的电子设备500可以包括:存储器501和处理器502。FIG. 5 is a schematic structural diagram of an electronic device provided by an embodiment of the present application. As shown in FIG. 5 , the electronic device 500 of this embodiment may include: a memory 501 and a processor 502 .

存储器501上存储有能够被处理器502加载并执行上述实施例中方法的计算机程序。The memory 501 stores computer programs that can be loaded by the processor 502 and execute the methods in the foregoing embodiments.

其中,处理器502和存储器501相连,如通过总线相连。Wherein, the processor 502 is connected to the memory 501, such as through a bus.

可选地,电子设备500还可以包括收发器。需要说明的是,实际应用中收发器不限于一个,该电子设备500的结构并不构成对本申请实施例的限定。Optionally, the electronic device 500 may further include a transceiver. It should be noted that, in practical applications, the transceiver is not limited to one, and the structure of the electronic device 500 does not limit the embodiment of the present application.

处理器502可以是CPU(Central Processing Unit,中央处理器),通用处理器,DSP(Digital Signal Processor,数据信号处理器),ASIC(Application SpecificIntegrated Circuit,专用集成电路),FPGA(Field Programmable Gate Array,现场可编程门阵列)或者其他可编程逻辑器件、晶体管逻辑器件、硬件部件或者其任意组合。其可以实现或执行结合本申请公开内容所描述的各种示例性的逻辑方框,模块和电路。处理器502也可以是实现计算功能的组合,例如包含一个或多个微处理器组合,DSP和微处理器的组合等。The processor 502 may be a CPU (Central Processing Unit, central processing unit), a general-purpose processor, a DSP (Digital Signal Processor, a data signal processor), an ASIC (Application Specific Integrated Circuit, an application specific integrated circuit), an FPGA (Field Programmable Gate Array, field programmable gate array) or other programmable logic devices, transistor logic devices, hardware components, or any combination thereof. It can implement or execute the various illustrative logical blocks, modules and circuits described in connection with the present disclosure. The processor 502 may also be a combination that implements computing functions, for example, a combination of one or more microprocessors, a combination of a DSP and a microprocessor, and the like.

总线可包括一通路,在上述组件之间传送信息。总线可以是PCI(PeripheralComponent Interconnect,外设部件互连标准)总线或EISA(Extended Industry StandardArchitecture,扩展工业标准结构)总线等。总线可以分为地址总线、数据总线、控制总线等。为便于表示,图中仅用一条粗线表示,但并不表示仅有一根总线或一种类型的总线。A bus may include a path for transferring information between the above-mentioned components. The bus may be a PCI (Peripheral Component Interconnect, Peripheral Component Interconnect Standard) bus or an EISA (Extended Industry Standard Architecture, Extended Industry Standard Architecture) bus or the like. The bus can be divided into address bus, data bus, control bus and so on. For ease of representation, only one thick line is used in the figure, but it does not mean that there is only one bus or one type of bus.

存储器501可以是ROM(Read Only Memory,只读存储器)或可存储静态信息和指令的其他类型的静态存储设备,RAM(Random Access Memory,随机存取存储器)或者可存储信息和指令的其他类型的动态存储设备,也可以是EEPROM(Electrically ErasableProgrammable Read Only Memory,电可擦可编程只读存储器)、CD-ROM(Compact DiscRead Only Memory,只读光盘)或其他光盘存储、光碟存储(包括压缩光碟、激光碟、光碟、数字通用光碟、蓝光光碟等)、磁盘存储介质或者其他磁存储设备、或者能够用于携带或存储具有指令或数据结构形式的期望的程序代码并能够由计算机存取的任何其他介质,但不限于此。The memory 501 can be ROM (Read Only Memory, read-only memory) or other types of static storage devices that can store static information and instructions, RAM (Random Access Memory, random access memory) or other types of static storage devices that can store information and instructions Dynamic storage devices can also be EEPROM (Electrically Erasable Programmable Read Only Memory, Electrically Erasable Programmable Read-Only Memory), CD-ROM (Compact DiscRead Only Memory, CD-ROM) or other CD storage, CD storage (including compact CD, laser discs, compact discs, digital versatile discs, blu-ray discs, etc.), magnetic disk storage media or other magnetic storage devices, or any other medium capable of carrying or storing desired program code in the form of instructions or data structures that can be accessed by a computer media, but not limited thereto.

存储器501用于存储执行本申请方案的应用程序代码,并由处理器502来控制执行。处理器502用于执行存储器501中存储的应用程序代码,以实现前述方法实施例所示的内容。The memory 501 is used to store the application program code for executing the solution of the present application, and the execution is controlled by the processor 502 . The processor 502 is configured to execute the application program codes stored in the memory 501, so as to implement the contents shown in the foregoing method embodiments.

其中,电子设备包括但不限于:移动电话、笔记本电脑、数字广播接收器、PDA(个人数字助理)、PAD(平板电脑)、PMP(便携式多媒体播放器)、车载终端(例如车载导航终端)等等的移动终端以及诸如数字TV、台式计算机等等的固定终端。还可以为服务器等。图5示出的电子设备仅仅是一个示例,不应对本申请实施例的功能和使用范围带来任何限制。Among them, electronic devices include but are not limited to: mobile phones, notebook computers, digital broadcast receivers, PDA (personal digital assistant), PAD (tablet computer), PMP (portable multimedia player), vehicle-mounted terminals (such as vehicle-mounted navigation terminals), etc. Mobile terminals such as digital TVs, desktop computers, etc. and fixed terminals. Also for servers etc. The electronic device shown in FIG. 5 is only an example, and should not limit the functions and scope of use of this embodiment of the present application.

本实施例的电子设备,可以用于执行上述任一实施例的方法,其实现原理和技术效果类似,此处不再赘述。The electronic device in this embodiment can be used to execute the method in any one of the above embodiments, and its implementation principle and technical effect are similar, and will not be repeated here.

本申请还提供一种计算机可读存储介质,存储有能够被处理器加载并执行如上实施例中的方法的计算机程序。The present application also provides a computer-readable storage medium storing a computer program capable of being loaded by a processor and executing the methods in the above embodiments.

本领域普通技术人员可以理解:实现上述各方法实施例的全部或部分步骤可以通过程序指令相关的硬件来完成。前述的程序可以存储于一计算机可读取存储介质中。该程序在执行时,执行包括上述各方法实施例的步骤;而前述的存储介质包括:ROM、RAM、磁碟或者光盘等各种可以存储程序代码的介质。Those of ordinary skill in the art can understand that all or part of the steps for implementing the above method embodiments can be completed by program instructions and related hardware. The aforementioned program can be stored in a computer-readable storage medium. When the program is executed, it executes the steps including the above-mentioned method embodiments; and the aforementioned storage medium includes: ROM, RAM, magnetic disk or optical disk and other various media that can store program codes.

Claims (10)

1.一种芯片焊线检测方法,其特征在于,应用于芯片焊线检测系统,所述芯片焊线检测系统包括服务器、图像采集装置、拥有放大效果的机器、推拉力机及焊线机,所述芯片焊线检测方法由服务器执行,所述方法包括:1. A chip bonding wire detection method is characterized in that it is applied to a chip bonding wire detection system, and the chip bonding wire detection system includes a server, an image acquisition device, a machine with amplifying effect, a push-pull machine and a wire bonding machine, The chip bonding wire detection method is executed by a server, and the method includes: 接收所述图像采集装置上传的芯片图像;receiving the chip image uploaded by the image acquisition device; 根据所述芯片图像,确定所述芯片图像对应的芯片是否为目标芯片;According to the chip image, determine whether the chip corresponding to the chip image is a target chip; 若所述芯片图像对应的芯片为目标芯片,则控制所述目标芯片进入所述焊线机进行焊线,生成焊线后的目标芯片;If the chip corresponding to the chip image is a target chip, then controlling the target chip to enter the wire bonding machine for wire bonding to generate a target chip after wire bonding; 启动所述拥有放大效果的机器对所述焊线后的目标芯片进行图像采集;Start the machine with the amplification effect to collect the image of the target chip after the wire bonding; 接收所述拥有放大效果的机器采集的图像,根据所述图像,确定所述焊线后的目标芯片是否存在焊线异常;Receiving the image collected by the machine with the magnification effect, and determining whether the target chip after the wire bonding has abnormal wire bonding according to the image; 若所述焊线后的目标芯片不存在焊线异常,则启动所述推拉力机进行拉力检测;If there is no abnormal wire bonding in the target chip after the wire bonding, then start the push-pull machine to perform tension detection; 接收所述推拉力机的拉力检测结果,根据所述拉力检测结果,确定所述焊线后的目标芯片的引线焊接是否牢固;receiving the pulling force detection result of the push-pull machine, and determining whether the wire bonding of the target chip after the wire bonding is firm according to the pulling force detection result; 若所述焊线后的目标芯片的焊线牢固,则确定所述焊线后的目标芯片合格。If the wire bonding of the target chip after wire bonding is firm, it is determined that the target chip after wire bonding is qualified. 2.根据权利要求1所述的方法,其特征在于,所述根据所述芯片图像,确定所述芯片图像对应的芯片是否为目标芯片,包括:2. The method according to claim 1, wherein the determining whether the chip corresponding to the chip image is a target chip according to the chip image comprises: 通过芯片图像,确定所述芯片图像对应的芯片的型号;Determine the model of the chip corresponding to the chip image through the chip image; 根据所述型号,确定预设标准图像;所述预设标准图像为所述型号对应的不存在任何问题的图像;Determine a preset standard image according to the model; the preset standard image is an image corresponding to the model without any problem; 将所述芯片图像与所述预设标准图像进行匹配,确定匹配度;Matching the chip image with the preset standard image to determine the matching degree; 将所述匹配度与预设匹配阈值进行对比,若所述匹配度高于所述预设匹配阈值,则将所述芯片图像对应的芯片作为目标芯片。The matching degree is compared with a preset matching threshold, and if the matching degree is higher than the preset matching threshold, the chip corresponding to the chip image is used as a target chip. 3.根据权利要求2所述的方法,其特征在于,所述匹配度包括颜色匹配度,所述将所述芯片图像与所述预设标准图像进行匹配,确定匹配度,包括:3. The method according to claim 2, wherein the matching degree comprises a color matching degree, and the matching of the chip image and the preset standard image to determine the matching degree comprises: 将所述芯片图像与所述预设标准图像按照预设方式进行网格划分;performing grid division on the chip image and the preset standard image according to a preset method; 将所述芯片图像的每一网格的画面颜色与所述预设标准图像的每一网格的画面颜色进行对比,确定是否存在颜色不一致的网格;Comparing the screen color of each grid of the chip image with the screen color of each grid of the preset standard image to determine whether there are grids with inconsistent colors; 若存在颜色不一致的网格,则根据颜色不一致的网格的数量,确定颜色的匹配度。If there are grids with inconsistent colors, the color matching degree is determined according to the number of grids with inconsistent colors. 4.根据权利要求1所述的方法,其特征在于,所述根据所述图像,确定所述焊线后的目标芯片是否存在焊线异常,包括:4. The method according to claim 1, wherein, according to the image, determining whether the target chip after the wire bonding has abnormal wire bonding comprises: 识别所述图像的引线,确定所述焊线后的目标芯片的焊线数量是否正确;Identify the leads of the image, and determine whether the number of bonding wires of the target chip after the bonding wires is correct; 若所述焊线后的目标芯片的焊线数量正确,则提取所述引线的焊线路径特征,根据所述焊线路径特征,确定所述焊线后的目标芯片的焊线路径是否存在异常;If the number of bonding wires of the target chip after the wire bonding is correct, extract the bonding wire path characteristics of the leads, and determine whether there is an abnormality in the bonding wire path of the target chip after the bonding wires according to the bonding wire path characteristics. ; 若所述焊线路径不存在异常,则提取所述引线对应的焊球特征,根据所述焊球特征,确定所述焊线后的目标芯片的焊球是否存在异常;If there is no abnormality in the wire bonding path, extract the solder ball feature corresponding to the lead, and determine whether the solder ball of the target chip after the wire bonding is abnormal according to the solder ball feature; 若所述焊线后的目标芯片的焊球不存在异常,则确定所述焊线后的目标芯片不存在焊线异常。If there is no abnormality in the solder balls of the target chip after the wire bonding, it is determined that there is no abnormality in the wire bonding of the target chip after the wire bonding. 5.根据权利要求4所述的方法,其特征在于,所述提取所述引线的焊线路径特征,根据所述焊线路径特征,确定所述焊线后的目标芯片的焊线路径是否存在异常,包括:5. The method according to claim 4, wherein the extraction of the bonding wire path feature of the lead wire determines whether the bonding wire path of the target chip after the bonding wire exists according to the bonding wire path feature exceptions, including: 根据所述焊线路径特征,确定所述焊线后的目标芯片是否存在断线的情况;According to the characteristics of the wire bonding path, determine whether the target chip after the wire bonding is disconnected; 若不存在断线的情况,则提取所述焊线路径特征中每两条引线之间的距离;If there is no broken wire, then extract the distance between every two leads in the wire path feature; 将所述距离与预设短路距离进行对比;comparing said distance with a preset short-circuit distance; 若存在小于所述预设短路距离的引线距离,则确定所述焊线后的目标芯片的焊线路径存在异常;If there is a wire distance less than the preset short-circuit distance, it is determined that the wire bonding path of the target chip after the wire bonding is abnormal; 若所述每两条引线之间的距离均大于所述预设短路距离,则确定所述焊线后的目标芯片的焊线路径不存在异常。If the distance between each two leads is greater than the preset short-circuit distance, it is determined that there is no abnormality in the bonding wire path of the target chip after the wire bonding. 6.根据权利要求4所述的方法,其特征在于,所述提取所述引线对应的焊球特征,根据所述焊球特征,确定所述焊线后的目标芯片的焊球是否存在异常,包括:6. The method according to claim 4, wherein the extracting the solder ball feature corresponding to the lead wire determines whether there is an abnormality in the solder ball of the target chip after the wire bonding according to the solder ball feature, include: 根据所述焊球特征,确定焊球颜色;Determine the color of the solder ball according to the solder ball characteristics; 根据所述焊球颜色,确定焊球否存在氧化;Determine whether there is oxidation in the solder ball according to the color of the solder ball; 若焊球存在氧化,则确定所述焊线后的目标芯片的焊球存在异常;If the solder balls are oxidized, it is determined that the solder balls of the target chip after the wire bonding are abnormal; 若焊球不存在氧化,则提取所述焊球特征中的焊球直径;If there is no oxidation in the solder ball, then extract the solder ball diameter in the solder ball feature; 将所述焊球直径与预设直径阈值进行匹配,若所述焊球直径低于所述预设直径阈值,则确定所述焊线后的目标芯片的焊球不存在异常。The diameter of the solder ball is matched with a preset diameter threshold, and if the diameter of the solder ball is lower than the preset diameter threshold, it is determined that there is no abnormality in the solder ball of the target chip after the wire bonding. 7.根据权利要求1所述的方法,其特征在于,所述根据所述拉力检测结果,确定所述焊线后的目标芯片的引线焊接是否牢固,包括:7. The method according to claim 1, wherein, according to the pulling force detection result, determining whether the wire bonding of the target chip after the wire bonding is firm includes: 解析所述拉力检测结果,确定所述焊线后的目标芯片的引线的松紧度;Analyzing the tension detection result to determine the tightness of the leads of the target chip after the wire bonding; 将每一引线的松紧度与预设松紧度进行对比,确定是否存在小于预设松紧度的引线;Comparing the tightness of each lead wire with a preset tightness, to determine whether there is a lead wire smaller than the preset tightness; 若存在小于预设松紧度的引线,则确定所述焊线后的目标芯片的焊线不牢固。If there are wires less than the preset tightness, it is determined that the wire bonding of the target chip after the wire bonding is not firm. 8.一种芯片焊线检测装置,其特征在于,包括:8. A chip bonding wire detection device, characterized in that it comprises: 图像接收模块,用于接收图像采集装置上传的芯片图像;An image receiving module, configured to receive the chip image uploaded by the image acquisition device; 芯片确定模块,用于根据所述芯片图像,确定所述芯片图像对应的芯片是否为目标芯片;A chip determination module, configured to determine whether the chip corresponding to the chip image is a target chip according to the chip image; 焊线控制模块,用于若所述芯片图像对应的芯片为目标芯片,则控制所述目标芯片进入焊线机进行焊线,生成焊线后的目标芯片;A wire bonding control module, configured to control the target chip to enter a wire bonding machine for wire bonding if the chip corresponding to the chip image is a target chip, to generate a target chip after wire bonding; 机器启动模块,用于启动拥有放大效果的机器对所述焊线后的目标芯片进行图像采集;A machine starting module, configured to start a machine with a magnification effect to collect images of the target chip after the wire bonding; 焊线分析模块,用于接收所述拥有放大效果的机器的采集的图像,根据所述图像,确定所述焊线后的目标芯片是否存在焊线异常;The bonding wire analysis module is used to receive the image collected by the machine with the amplification effect, and determine whether there is a bonding wire abnormality in the target chip after the bonding wire according to the image; 推拉力机控制模块,用于若所述焊线后的目标芯片不存在焊线异常,则启动推拉力机进行拉力检测;The push-pull machine control module is used to start the push-pull machine for pulling force detection if there is no abnormal wire bonding in the target chip after the wire bonding; 拉力分析模块,用于接收所述推拉力机的拉力检测结果,根据所述拉力检测结果,确定所述焊线后的目标芯片的引线焊接是否牢固;The tension analysis module is configured to receive the tension detection result of the push-pull machine, and determine whether the wire bonding of the target chip after the wire bonding is firm according to the tension detection result; 合格分析模块,用于若所述焊线后的目标芯片的焊线牢固,则确定所述焊线后的目标芯片合格。The qualification analysis module is configured to determine that the target chip after the wire bonding is qualified if the wire bonding of the target chip after the wire bonding is firm. 9.一种电子设备,其特征在于,包括:存储器和处理器;9. An electronic device, comprising: a memory and a processor; 所述存储器,用于存储程序指令;The memory is used to store program instructions; 所述处理器,用于调用并执行所述存储器中的程序指令,执行如权利要求1-7任一项所述的一种芯片焊线检测方法。The processor is configured to call and execute the program instructions in the memory, and execute the chip bonding wire detection method according to any one of claims 1-7. 10.一种计算机可读存储介质,其特征在于,所述计算机可读存储介质中存储有计算机程序;所述计算机程序被处理器执行时,实现如权利要求1-7任一项所述的一种芯片焊线检测方法。10. A computer-readable storage medium, characterized in that, a computer program is stored in the computer-readable storage medium; when the computer program is executed by a processor, the method according to any one of claims 1-7 is realized. A chip bonding wire detection method.
CN202310667837.0A 2023-06-06 2023-06-06 Chip bonding wire detection method and device, electronic equipment and storage medium Pending CN116609359A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202310667837.0A CN116609359A (en) 2023-06-06 2023-06-06 Chip bonding wire detection method and device, electronic equipment and storage medium

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202310667837.0A CN116609359A (en) 2023-06-06 2023-06-06 Chip bonding wire detection method and device, electronic equipment and storage medium

Publications (1)

Publication Number Publication Date
CN116609359A true CN116609359A (en) 2023-08-18

Family

ID=87676388

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202310667837.0A Pending CN116609359A (en) 2023-06-06 2023-06-06 Chip bonding wire detection method and device, electronic equipment and storage medium

Country Status (1)

Country Link
CN (1) CN116609359A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN118287809A (en) * 2024-06-06 2024-07-05 深圳市中顺半导体照明有限公司 Dynamic adjustment method and system for generating specified wire arc of LED semiconductor bonding wire

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110504182A (en) * 2019-08-26 2019-11-26 四川立泰电子有限公司 A kind of wire bonding reliability detection system and method
CN110854034A (en) * 2019-11-25 2020-02-28 佛山市国星半导体技术有限公司 A device and testing method for testing the adhesion of LED chip electrodes
CN113465529A (en) * 2021-08-31 2021-10-01 武汉飞恩微电子有限公司 Chip strain measurement method and system based on visual identification
CN114267778A (en) * 2021-12-24 2022-04-01 深圳国冶星光电科技股份有限公司 Die bonding and wire bonding process for surface mount LED
US20220187353A1 (en) * 2020-12-16 2022-06-16 Kulicke And Soffa Industries, Inc. Methods of detecting connection issues between a wire bonding tool and an ultrasonic transducer of a wire bonding machine

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN110504182A (en) * 2019-08-26 2019-11-26 四川立泰电子有限公司 A kind of wire bonding reliability detection system and method
CN110854034A (en) * 2019-11-25 2020-02-28 佛山市国星半导体技术有限公司 A device and testing method for testing the adhesion of LED chip electrodes
US20220187353A1 (en) * 2020-12-16 2022-06-16 Kulicke And Soffa Industries, Inc. Methods of detecting connection issues between a wire bonding tool and an ultrasonic transducer of a wire bonding machine
CN113465529A (en) * 2021-08-31 2021-10-01 武汉飞恩微电子有限公司 Chip strain measurement method and system based on visual identification
CN114267778A (en) * 2021-12-24 2022-04-01 深圳国冶星光电科技股份有限公司 Die bonding and wire bonding process for surface mount LED

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN118287809A (en) * 2024-06-06 2024-07-05 深圳市中顺半导体照明有限公司 Dynamic adjustment method and system for generating specified wire arc of LED semiconductor bonding wire
CN118287809B (en) * 2024-06-06 2024-07-26 深圳市中顺半导体照明有限公司 Dynamic adjustment method and system for generating specified wire arc of LED semiconductor bonding wire

Similar Documents

Publication Publication Date Title
CN110659660B (en) Automatic optical detection classification equipment using deep learning system and training equipment thereof
CN109727229B (en) Method and device for detecting false solder
WO2024002187A1 (en) Defect detection method, defect detection device, and storage medium
WO2017032311A1 (en) Detection method and apparatus
CN111915549A (en) Defect detection method, electronic device and computer readable storage medium
CN109741296B (en) Product quality detection method and device
CN116609359A (en) Chip bonding wire detection method and device, electronic equipment and storage medium
CN117723550B (en) Detection method and device of product quality detection equipment and electronic equipment
CN113284094A (en) Method, device, storage medium and equipment for acquiring defect information of glass substrate
CN112233088B (en) Brake hose loss detection method based on improved Faster-rcnn
Anitha et al. SMT component inspection in PCBA’s using image processing techniques
CN112102242B (en) A PCB component detection method based on lightweight network
CN112001891A (en) Golden finger defect detection method, system, terminal and storage medium
JPS59192945A (en) Detecting method of pattern defect
CN113220488B (en) Recording list pasting method and device based on mobile terminal
CN116051558B (en) Defect image labeling method, device, equipment and medium
CN114897349B (en) System and method for determining success-or-failure sequential sampling test plan
Yuen et al. GENSS: Defect classification method on extremely small datasets for semiconductor manufacturing
CN115984236A (en) Computer motherboard component detection method based on improved YOLOv5n
Nahar et al. Computer aided system for inspection of assembled PCB
CN115330677A (en) Pole piece abnormity detection method, device and system of battery cell and storage medium
CN114418939A (en) Method, device, electronic device and storage medium for detecting surface defects of workpiece
Wang et al. An Improved YOLOv5x-Based Algorithm for IC Pin Welding Defects Detection
CN108122795A (en) Single of CMOS camera wafer is electrically and function detection device and method
CN119919413B (en) Photoelectric information conversion assembly performance detection method and system

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination