CN116435378A - Semiconductor device with a semiconductor layer having a plurality of semiconductor layers - Google Patents
Semiconductor device with a semiconductor layer having a plurality of semiconductor layers Download PDFInfo
- Publication number
- CN116435378A CN116435378A CN202310690284.0A CN202310690284A CN116435378A CN 116435378 A CN116435378 A CN 116435378A CN 202310690284 A CN202310690284 A CN 202310690284A CN 116435378 A CN116435378 A CN 116435378A
- Authority
- CN
- China
- Prior art keywords
- type
- light
- epitaxial layer
- semiconductor device
- substrate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10F—INORGANIC SEMICONDUCTOR DEVICES SENSITIVE TO INFRARED RADIATION, LIGHT, ELECTROMAGNETIC RADIATION OF SHORTER WAVELENGTH OR CORPUSCULAR RADIATION
- H10F77/00—Constructional details of devices covered by this subclass
- H10F77/30—Coatings
- H10F77/306—Coatings for devices having potential barriers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10F—INORGANIC SEMICONDUCTOR DEVICES SENSITIVE TO INFRARED RADIATION, LIGHT, ELECTROMAGNETIC RADIATION OF SHORTER WAVELENGTH OR CORPUSCULAR RADIATION
- H10F30/00—Individual radiation-sensitive semiconductor devices in which radiation controls the flow of current through the devices, e.g. photodetectors
- H10F30/20—Individual radiation-sensitive semiconductor devices in which radiation controls the flow of current through the devices, e.g. photodetectors the devices having potential barriers, e.g. phototransistors
- H10F30/21—Individual radiation-sensitive semiconductor devices in which radiation controls the flow of current through the devices, e.g. photodetectors the devices having potential barriers, e.g. phototransistors the devices being sensitive to infrared, visible or ultraviolet radiation
- H10F30/22—Individual radiation-sensitive semiconductor devices in which radiation controls the flow of current through the devices, e.g. photodetectors the devices having potential barriers, e.g. phototransistors the devices being sensitive to infrared, visible or ultraviolet radiation the devices having only one potential barrier, e.g. photodiodes
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
- Y02P70/50—Manufacturing or production processes characterised by the final manufactured product
Landscapes
- Light Receiving Elements (AREA)
Abstract
本申请提供一种半导体器件,包括衬底、光反射层以及外延层,光反射层设置于衬底上;外延层设置于光反射层远离衬底的一侧,外延层远离衬底的一面具有P型掺杂部、第一P型部和浮置扩散部,P型掺杂部与第一P型部接触设置,P型掺杂部与光反射层接触,第一P型部与光反射层间隔设置,浮置扩散部位于第一P型部中且与P型掺杂部间隔设置,以提高光转化效率。
The application provides a semiconductor device, including a substrate, a light reflection layer and an epitaxial layer, the light reflection layer is arranged on the substrate; the epitaxial layer is arranged on the side of the light reflection layer away from the substrate, and the side of the epitaxial layer away from the substrate has The P-type doped part, the first P-type part and the floating diffusion part, the P-type doped part is arranged in contact with the first P-type part, the P-type doped part is in contact with the light reflection layer, and the first P-type part is in contact with the light reflection layer. The layers are arranged at intervals, and the floating diffusion part is located in the first P-type part and arranged at intervals with the P-type doped part, so as to improve the light conversion efficiency.
Description
技术领域technical field
本申请涉及半导体技术领域,具体涉及一种半导体器件。The present application relates to the technical field of semiconductors, and in particular to a semiconductor device.
背景技术Background technique
对于光电二极管(photodiode)器件来说,外延层是至关重要的结构,其对光电转换效率以及暗电流有众多影响。但是当接收的光波长变化的时候,外延层的光转换效率不佳,如光的波长往非可见光区域变化时,例如,接收的光为红外光,则现有的外延层设计无法满足非可见光的转化需求,导致光转化效率不佳。For photodiode (photodiode) devices, the epitaxial layer is a crucial structure, which has many effects on photoelectric conversion efficiency and dark current. However, when the wavelength of the received light changes, the light conversion efficiency of the epitaxial layer is not good. For example, when the wavelength of light changes to the non-visible light region, for example, the received light is infrared light, the existing epitaxial layer design cannot meet the requirements of non-visible light. conversion requirements, resulting in poor photoconversion efficiency.
发明内容Contents of the invention
鉴于此,本申请提供一种半导体器件,以提高光转化效率。In view of this, the present application provides a semiconductor device to improve light conversion efficiency.
本申请提供一种半导体器件,包括:The application provides a semiconductor device, including:
衬底;Substrate;
光反射层,设置于所述衬底上;a light reflective layer disposed on the substrate;
外延层,设置于所述光反射层远离所述衬底的一侧,所述外延层远离所述衬底的一面具有P型掺杂部、第一P型部和浮置扩散部,所述P型掺杂部与所述第一P型部接触设置,所述P型掺杂部与所述光反射层接触,所述第一P型部与所述光反射层间隔设置,所述浮置扩散部位于所述第一P型部中且与所述P型掺杂部间隔设置。an epitaxial layer disposed on the side of the light reflection layer away from the substrate, the side of the epitaxial layer away from the substrate has a P-type doped part, a first P-type part and a floating diffusion part, the The P-type doped part is arranged in contact with the first P-type part, the P-type doped part is in contact with the light reflection layer, the first P-type part is arranged at intervals from the light reflection layer, and the floating The diffusion part is located in the first P-type part and spaced apart from the P-type doped part.
在一些实施例中,所述光反射层的材料包括氮化硅、氮氧化硅和氧化硅中的至少一种。In some embodiments, the material of the light reflection layer includes at least one of silicon nitride, silicon oxynitride and silicon oxide.
在一些实施例中,所述光反射层的厚度为400-1000nm。In some embodiments, the thickness of the light reflection layer is 400-1000 nm.
在一些实施例中,所述外延层的侧面设置有隔离部。In some embodiments, the side of the epitaxial layer is provided with an isolation part.
在一些实施例中,所述隔离部为离子掺杂部。In some embodiments, the isolation part is an ion-doped part.
在一些实施例中,所述隔离部的材料为绝缘材料。In some embodiments, the material of the isolation part is an insulating material.
在一些实施例中,所述外延层的厚度为3-4um。In some embodiments, the thickness of the epitaxial layer is 3-4um.
在一些实施例中,还包括第一N型部和第二P型部,所述第一N型部位于所述P型掺杂部与所述第二P型部之间。In some embodiments, it further includes a first N-type portion and a second P-type portion, the first N-type portion is located between the P-type doped portion and the second P-type portion.
在一些实施例中,还包括第二N型部,位于所述第一P型部中,所述第二N型部位于所述浮置扩散部远离所述P型掺杂部的一侧,且与所述浮置扩散部间隔设置。In some embodiments, it further includes a second N-type portion located in the first P-type portion, and the second N-type portion is located on a side of the floating diffusion portion away from the P-type doped portion, And it is spaced apart from the floating diffusion part.
在一些实施例中,所述外延层远离所述衬底的一面设置有多晶硅部,所述多晶硅部位于所述第一P型部上。In some embodiments, a polysilicon portion is provided on a side of the epitaxial layer away from the substrate, and the polysilicon portion is located on the first P-type portion.
本申请提供一种半导体器件,包括衬底、光反射层以及外延层,光反射层设置于衬底上;外延层设置于光反射层远离衬底的一侧,外延层远离衬底的一面具有P型掺杂部、第一P型部和浮置扩散部,P型掺杂部与第一P型部接触设置,P型掺杂部与光反射层接触,第一P型部与光反射层间隔设置,浮置扩散部位于第一P型部中且与P型掺杂部间隔设置。通过外延层与衬底之间设置光反射层,使得当光线在穿过外延层时,在外延层与光反射层的界面处发生反射,从而将光线反射回外延层中,从而达到降低吸收长度的目的,并降低光线的穿透率,从而提高光转化效率,同时,因大部分的光线被光反射层反射,降低了光线照射至衬底中,从而降低光线在衬底间出现串扰的可能性,从而提高了器件的性能。The application provides a semiconductor device, including a substrate, a light reflection layer and an epitaxial layer, the light reflection layer is arranged on the substrate; the epitaxial layer is arranged on the side of the light reflection layer away from the substrate, and the side of the epitaxial layer away from the substrate has The P-type doped part, the first P-type part and the floating diffusion part, the P-type doped part is arranged in contact with the first P-type part, the P-type doped part is in contact with the light reflection layer, and the first P-type part is in contact with the light reflection layer. The layers are arranged at intervals, and the floating diffusion part is located in the first P-type part and arranged at intervals with the P-type doped part. A light reflective layer is set between the epitaxial layer and the substrate, so that when the light passes through the epitaxial layer, it is reflected at the interface between the epitaxial layer and the light reflective layer, thereby reflecting the light back into the epitaxial layer, thereby reducing the absorption length purpose, and reduce the light penetration rate, thereby improving the light conversion efficiency, at the same time, because most of the light is reflected by the light reflective layer, reducing the light irradiation into the substrate, thereby reducing the possibility of light crosstalk between substrates , thereby improving the performance of the device.
附图说明Description of drawings
为了更清楚地说明本申请实施例中的技术方案,下面将对实施例描述中所需要使用的附图作简单地介绍,显而易见地,下面描述中的附图仅仅是本申请的一些实施例,对于本领域技术人员来讲,在不付出创造性劳动的前提下,还可以根据这些附图获得其他的附图。In order to more clearly illustrate the technical solutions in the embodiments of the present application, the drawings that need to be used in the description of the embodiments will be briefly introduced below. Obviously, the drawings in the following description are only some embodiments of the present application. For those skilled in the art, other drawings can also be obtained based on these drawings without any creative effort.
图1是本申请提供的半导体器件的结构示意图。FIG. 1 is a schematic structural diagram of a semiconductor device provided in the present application.
附图标记:Reference signs:
10、半导体器件;100、衬底;200、光反射层;300、外延层;310、P型掺杂部;320、第一P型部;330、浮置扩散部;340、第一N型部;350、第二P型部;360、第二N型部;370、掺杂部;400、多晶硅部。10. Semiconductor device; 100, substrate; 200, light reflection layer; 300, epitaxial layer; 310, P-type doped part; 320, first P-type part; 330, floating diffusion part; 340, first N-
具体实施方式Detailed ways
下面结合附图,对本申请实施例中的技术方案进行清楚、完整地描述,显然,所描述的实施例仅是本申请一部分实施例,而非全部实施例。基于本申请中的实施例,本领域技术人员在没有作出创造性劳动前提下所获得的所有其他实施例,都属于本申请保护的范围。在不冲突的情况下,下述各个实施例及其技术特征可以相互组合。The technical solutions in the embodiments of the present application will be clearly and completely described below in conjunction with the accompanying drawings. Apparently, the described embodiments are only some of the embodiments of the present application, not all of them. Based on the embodiments in this application, all other embodiments obtained by those skilled in the art without making creative efforts belong to the scope of protection of this application. In the case of no conflict, the following embodiments and technical features thereof can be combined with each other.
贯穿本说明书中对“一个实施例”或“一实施例”的参考意味着,结合所述实施例描述的特定特征、结构或特性包含在本发明的至少一个实施例中。因此,贯穿本说明书中各处短语“在一个实施例中”或“在一实施例中”的出现不一定全部指代同一实施例。此外,特定特征、结构或特性可以任何适宜的方式在一个或一个以上实施例中组合。Reference throughout this specification to "one embodiment" or "an embodiment" means that a particular feature, structure, or characteristic described in connection with the embodiment is included in at least one embodiment of the present invention. Thus, appearances of the phrase "in one embodiment" or "in an embodiment" in various places throughout this specification are not necessarily all referring to the same embodiment. Furthermore, the particular features, structures, or characteristics may be combined in any suitable manner in one or more embodiments.
本申请提供一种半导体器件,包括衬底、光反射层以及外延层,光反射层设置于衬底上;外延层设置于光反射层远离衬底的一侧,外延层远离衬底的一面具有P型掺杂部、第一P型部和浮置扩散部,P型掺杂部与第一P型部接触设置,P型掺杂部与光反射层接触,第一P型部与光反射层间隔设置,浮置扩散部位于第一P型部中且与P型掺杂部间隔设置。The application provides a semiconductor device, including a substrate, a light reflection layer and an epitaxial layer, the light reflection layer is arranged on the substrate; the epitaxial layer is arranged on the side of the light reflection layer away from the substrate, and the side of the epitaxial layer away from the substrate has The P-type doped part, the first P-type part and the floating diffusion part, the P-type doped part is arranged in contact with the first P-type part, the P-type doped part is in contact with the light reflection layer, and the first P-type part is in contact with the light reflection layer. The layers are arranged at intervals, and the floating diffusion part is located in the first P-type part and arranged at intervals with the P-type doped part.
在本申请中,通过在外延层与衬底之间设置光反射层,使得当光线在穿过外延层时,在外延层与光反射层的界面处发生反射,从而将光线反射回外延层中,从而达到降低吸收长度的目的,并降低光线的穿透率,从而提高光转化效率,同时,因大部分的光线被光反射层反射,降低了光线照射至衬底中,从而降低光线在衬底间出现串扰的可能性,从而提高了器件的性能。In this application, by setting a light reflective layer between the epitaxial layer and the substrate, when the light passes through the epitaxial layer, reflection occurs at the interface between the epitaxial layer and the light reflective layer, thereby reflecting the light back into the epitaxial layer , so as to achieve the purpose of reducing the absorption length and reduce the light penetration rate, thereby improving the light conversion efficiency. The possibility of crosstalk between the bottom, thus improving the performance of the device.
请参考图1,图1是本申请提供的半导体器件的结构示意图。本申请提供一种半导体器件10。半导体器件10包括衬底100、光反射层200、外延层300以及多晶硅部400。衬底100为硅衬底100。光反射层200设置于衬底100上。Please refer to FIG. 1 , which is a schematic structural diagram of a semiconductor device provided in the present application. The present application provides a
外延层300设置于光反射层200远离衬底100的一侧,外延层300远离衬底100的一面具有P型掺杂部310、第一P型部320、浮置扩散部330、第一N型部340、第二P型部350和第二N型部360,P型掺杂部310与第一P型部320以及光反射层200接触设置,第一N型部340位于P型掺杂部310与第二P型部350之间,且第一N型部340以及第二P型部350均与第一P型部320接触设置,第二P型部350内设置有浅沟槽结构,自外延层300朝向衬底100的方向上,浅沟槽结构的投影与第一N型部340的投影不重叠,第一P型部320与光反射层200间隔设置,浮置扩散部330与第二N型部360间隔设置于第一P型部320中,且浮置扩散部330与第二P型部350、P型掺杂部310以及第一N型部340间隔设置,第二N型部360位于浮置扩散部330远离P型掺杂部310的一侧,第二N型部360的数量为三个,浮置扩散部330的数量为一个,第二N型部360远离浮置扩散部330的一侧设置有掺杂部370,第一N型部340以及第二N型部360的掺杂浓度不同,P型掺杂部310、第一P型部320以及第二P型部350的掺杂浓度不同,掺杂部370与第二N型部360间隔设置。外延层300的厚度r为3-4um。具体的,外延层300的厚度r可以为3um、3.2um、3.5um、3.8um或4um等。The
多晶硅部400设置于外延层300远离衬底100的一面,且位于第一P型部320上,并与相应的导线连接,以传输相应的信号。The
现有的半导体器件,如果光的波长往非可见光区域变化,如红外光,现有的外延层设计无法满足非可见光的转化的需求,导致光转化效率不佳。而在本申请中,通过在外延层300与衬底100之间设置光反射层200,使得当光线在穿过外延层300时,在外延层300与光反射层200的界面处发生反射,从而将光线反射回外延层300中,从而达到降低吸收长度的目的,并降低光线的穿透率,从而提高光转化效率,同时,因大部分的光线被光反射层200反射,降低了光线照射至衬底100中,从而降低光线在衬底100间出现串扰的可能性,从而提高了器件的性能。For existing semiconductor devices, if the wavelength of light changes to the non-visible light region, such as infrared light, the existing epitaxial layer design cannot meet the conversion requirements of non-visible light, resulting in poor light conversion efficiency. However, in the present application, by disposing the light
在本申请中,通过在外延层300与衬底100之间设置光反射层200,使得半导体器件10接收到的光波长发生变化时,无需增加外延层300的厚度,即可提高光的转化效率,同时,降低了器件的生产成本。In this application, by disposing the
需要说明的是,粒子射入物质中到发生该粒子被吸收或转化为其他粒子的相互作用所走过的平均距离为吸收长度。It should be noted that the average distance traveled by a particle when it is injected into a substance to when the particle is absorbed or transformed into other particles is the absorption length.
在一实施例中,光反射层200的材料包括氮化硅、氮氧化硅和氧化硅中的至少一种。In one embodiment, the material of the
在本申请中,采用氮化硅、氮氧化硅和氧化硅形成光反射层200,以进一步提高光线在外延层300与光反射层200的界面处的反射量,从而将更多的光线反射回外延层300中,以进一步达到降低吸收长度的目的,并降低光线的穿透率,同时,并进一步降低光线在衬底100间出现串扰的可能性,从而提高了器件的性能。In this application, silicon nitride, silicon oxynitride, and silicon oxide are used to form the
在一实施例中,光反射层200的厚度d为400-1000nm。具体的,光反射层200的厚度d可以为400nm、500nm、600nm、720nm、830nm或1000nm等。In one embodiment, the thickness d of the
在本申请中,将光反射层200的厚度d设置为400-1000nm,以进一步提高光线在外延层300与光反射层200的界面处的反射量,从而将更多的光线反射回外延层300中,以进一步达到降低吸收长度的目的,并降低光线的穿透率,同时,并进一步降低光线在衬底100间出现串扰的可能性,从而提高了器件的性能。In this application, the thickness d of the
在一实施例中,光反射层200的厚度d为620nm时,光反射层200光反射率最高可达到90%以上,以进一步达到降低吸收长度的目的,并降低光线的穿透率,同时,并进一步降低光线在衬底100间出现串扰的可能性,从而提高了器件的性能。In one embodiment, when the thickness d of the
在一实施例中,光反射层200的厚度d为750nm时,光反射层200光反射率最高可达到95%以上,以进一步达到降低吸收长度的目的,并降低光线的穿透率,同时,并进一步降低光线在衬底100间出现串扰的可能性,从而提高了器件的性能。In one embodiment, when the thickness d of the
在一实施例中,外延层300的侧面设置有隔离部,隔离部可以具有多个。In an embodiment, the side of the
在本申请中,将外延层300的侧面形成隔离部,以避免光线从外延层300的侧面漏出,从而达到降低吸收长度的目的,保证了光转化的效果,同时,避免光线对其他结构造成影响,从而保证了器件的性能。In this application, the side of the
在一实施例中,隔离部的反射率小于光反射层200的反射率,以使得光反射层200以及隔离部达到提高光反射率的同时,降低材料的成本。In an embodiment, the reflectance of the isolation portion is lower than the reflectance of the
在一实施例中,隔离部为离子掺杂部。具体的,通过在外延层300的侧面进行离子注入,离子掺杂部可以为N型掺杂,也可以为P型掺杂,以形成隔离部,以避免光线从外延层300的侧面漏出,保证了光转化的效果,同时,避免光线对其他结构造成影响,从而保证了器件的性能。。In one embodiment, the isolation part is an ion-doped part. Specifically, by performing ion implantation on the side of the
在一实施例中,隔离部的材料为绝缘材料。具体的,在外延层300的侧面设置有深沟槽,在深沟槽中填充绝缘材料,绝缘材料包括氮化硅、氮氧化硅和氧化硅中的至少一种,形成可以阻隔光线的深沟槽结构,深沟槽中填充的材料与光反射层的材料不同,以避免光线从外延层300的侧面漏出,保证了光转化的效果,同时,避免光线对其他结构造成影响,从而保证了器件的性能。In an embodiment, the material of the isolation part is insulating material. Specifically, a deep trench is provided on the side of the
在一实施例中,光反射层200靠近外延层300的一面具有若干凸起,凸起用于反射光线,每两相邻的凸起可以间隔设置,也可以连接,自外延层朝向衬底的方向上,凸起的形状可以为圆形、三角形、四边形、六边形或不规则图形等,此处不限制。In one embodiment, the side of the
在本申请中,在光反射层200靠近外延层300的一面设置有用于反射光线的凸起,以使得光线可以从多角度反射,使得光线在外延层300中分布均匀,以进一步提高外延层300的光转换效率,且降低暗电流,从而提高半导体器件10的性能。In the present application, protrusions for reflecting light are provided on the side of the
在一实施例中,在凸起的上表面具有若干微结构。In one embodiment, there are several microstructures on the upper surface of the protrusion.
在本申请中,在凸起上表面设置微结构,以用于反射光线,以进一步使得光线可以从多角度反射,使得光线在外延层300中分布均匀,以进一步提高外延层300的光转换效率,且降低暗电流,从而提高半导体器件10的性能。In this application, microstructures are provided on the upper surface of the protrusions to reflect light, so that light can be reflected from multiple angles, so that light can be evenly distributed in the
本申请提供一种半导体器件10,通过外延层300与衬底100之间设置光反射层200,使得当光线在穿过外延层300时,在外延层300与光反射层200的界面处发生反射,从而将光线反射回外延层300中,从而达到降低吸收长度的目的,无需增加外延层300的厚度,并降低光线的穿透率,从而提高光转化效率,并降低成本。The present application provides a
以上所述仅为本申请的实施例,并非因此限制本申请的专利范围,凡是利用本申请说明书及附图内容所作的等效结构或等效流程变换,例如各实施例之间技术特征的相互结合,或直接或间接运用在其他相关的技术领域,均同理包括在本申请的专利保护范围内。The above is only an embodiment of the application, and does not limit the patent scope of the application. Any equivalent structure or equivalent process conversion made by using the specification and accompanying drawings of the application, such as the mutual technical characteristics between the various embodiments Combination, or direct or indirect application in other related technical fields, are all included in the scope of patent protection of this application.
Claims (10)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202310690284.0A CN116435378A (en) | 2023-06-12 | 2023-06-12 | Semiconductor device with a semiconductor layer having a plurality of semiconductor layers |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202310690284.0A CN116435378A (en) | 2023-06-12 | 2023-06-12 | Semiconductor device with a semiconductor layer having a plurality of semiconductor layers |
Publications (1)
Publication Number | Publication Date |
---|---|
CN116435378A true CN116435378A (en) | 2023-07-14 |
Family
ID=87081808
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202310690284.0A Pending CN116435378A (en) | 2023-06-12 | 2023-06-12 | Semiconductor device with a semiconductor layer having a plurality of semiconductor layers |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN116435378A (en) |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2004071817A (en) * | 2002-08-06 | 2004-03-04 | Canon Inc | Imaging sensor |
US20070114629A1 (en) * | 2005-11-21 | 2007-05-24 | Dialog Semiconductor, Gmbh | Pinned photodiode (PPD) pixel with high shutter rejection ratio for snapshot operating CMOS sensor |
US20090200586A1 (en) * | 2008-02-08 | 2009-08-13 | Omnivision Technologies, Inc. | Backside illuminated imaging sensor with silicide light reflecting layer |
CN103493202A (en) * | 2011-05-31 | 2014-01-01 | 松下电器产业株式会社 | Solid-state imaging device and manufacturing method therefor |
US20160118431A1 (en) * | 2014-10-24 | 2016-04-28 | Stmicroelectronics Sa | Front-side imager having a reduced dark current on soi substrate |
CN106206896A (en) * | 2016-08-22 | 2016-12-07 | 厦门市三安光电科技有限公司 | Compound pattern Sapphire Substrate and the manufacture method of epitaxial wafer thereof |
CN112902111A (en) * | 2021-03-01 | 2021-06-04 | 武汉华星光电技术有限公司 | Backlight module |
CN113745383A (en) * | 2020-05-29 | 2021-12-03 | 聚灿光电科技(宿迁)有限公司 | Patterned substrate, LED epitaxial structure and patterned substrate manufacturing method |
-
2023
- 2023-06-12 CN CN202310690284.0A patent/CN116435378A/en active Pending
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2004071817A (en) * | 2002-08-06 | 2004-03-04 | Canon Inc | Imaging sensor |
US20070114629A1 (en) * | 2005-11-21 | 2007-05-24 | Dialog Semiconductor, Gmbh | Pinned photodiode (PPD) pixel with high shutter rejection ratio for snapshot operating CMOS sensor |
US20090200586A1 (en) * | 2008-02-08 | 2009-08-13 | Omnivision Technologies, Inc. | Backside illuminated imaging sensor with silicide light reflecting layer |
CN103493202A (en) * | 2011-05-31 | 2014-01-01 | 松下电器产业株式会社 | Solid-state imaging device and manufacturing method therefor |
US20160118431A1 (en) * | 2014-10-24 | 2016-04-28 | Stmicroelectronics Sa | Front-side imager having a reduced dark current on soi substrate |
CN106206896A (en) * | 2016-08-22 | 2016-12-07 | 厦门市三安光电科技有限公司 | Compound pattern Sapphire Substrate and the manufacture method of epitaxial wafer thereof |
CN113745383A (en) * | 2020-05-29 | 2021-12-03 | 聚灿光电科技(宿迁)有限公司 | Patterned substrate, LED epitaxial structure and patterned substrate manufacturing method |
CN112902111A (en) * | 2021-03-01 | 2021-06-04 | 武汉华星光电技术有限公司 | Backlight module |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP2706113B2 (en) | Photoelectric conversion element | |
TWI462326B (en) | Semiconductor light-emitting element | |
CN100557836C (en) | Semiconductor light emitting device and manufacturing method thereof | |
EP2993703B1 (en) | Solar cell and method for manufacturing the same | |
KR101223033B1 (en) | Solar cell | |
TW202224206A (en) | Flip chip type light emitting diode chip and light emitting device including the same | |
NL2034427B1 (en) | Photovoltaic cell and photovoltaic module | |
CN116314372A (en) | Solar cell and its preparation method, photovoltaic module | |
CN116031324A (en) | A single photon avalanche diode and its manufacturing method | |
CN102668139A (en) | Optoelectronic semiconductor chip | |
CN107507894B (en) | A kind of LED chip construction and preparation method thereof | |
CN1197547A (en) | Photodiode and process for mfg. the same | |
US20130270604A1 (en) | Light emitting device and method for manufacturing same | |
KR20120039361A (en) | Manufacturing method of solar cell | |
CN114975673A (en) | Backside illuminated avalanche photodiode and method of making the same | |
CN103378245A (en) | Light emitting diode element | |
CN116435378A (en) | Semiconductor device with a semiconductor layer having a plurality of semiconductor layers | |
JP2023163098A (en) | Solar cell and production method thereof, and photovoltaic module | |
JPWO2009150980A1 (en) | Thin film photoelectric conversion device and manufacturing method thereof | |
JP2006216841A (en) | Photoelectric conversion element | |
TWI483410B (en) | Solar cell, manufacturing method thereof and module thereof | |
CN117577704A (en) | Solar cell and photovoltaic module | |
CN218182221U (en) | Solar cells and photovoltaic modules | |
CN114068786B (en) | Light emitting diode | |
JP3203106B2 (en) | Photovoltaic device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
RJ01 | Rejection of invention patent application after publication |
Application publication date: 20230714 |
|
RJ01 | Rejection of invention patent application after publication |