[go: up one dir, main page]

CN116259615A - Wafer subarray interconnection structure and wafer subarray of multi-material system composite integration - Google Patents

Wafer subarray interconnection structure and wafer subarray of multi-material system composite integration Download PDF

Info

Publication number
CN116259615A
CN116259615A CN202310175018.4A CN202310175018A CN116259615A CN 116259615 A CN116259615 A CN 116259615A CN 202310175018 A CN202310175018 A CN 202310175018A CN 116259615 A CN116259615 A CN 116259615A
Authority
CN
China
Prior art keywords
interconnection
low
material system
htcc substrate
radio frequency
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN202310175018.4A
Other languages
Chinese (zh)
Other versions
CN116259615B (en
Inventor
丁解
李树良
杨磊
王侃
李晓鲲
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
CETC 14 Research Institute
Original Assignee
CETC 14 Research Institute
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by CETC 14 Research Institute filed Critical CETC 14 Research Institute
Priority to CN202310175018.4A priority Critical patent/CN116259615B/en
Publication of CN116259615A publication Critical patent/CN116259615A/en
Application granted granted Critical
Publication of CN116259615B publication Critical patent/CN116259615B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02DCLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D30/00Reducing energy consumption in communication networks
    • Y02D30/70Reducing energy consumption in communication networks in wireless communication networks

Landscapes

  • Waveguide Connection Structure (AREA)

Abstract

本发明公开了一种多材料体系复合集成的晶圆子阵互联结构及晶圆子阵,属于天线与微波技术领域。本发明包含结构载板、低损耗主路功分器、HTCC基板和互联毛纽扣;结构载板包括结构载板腔、芯片内置腔、焊接面;低损耗主路功分器嵌在结构载板腔内;HTCC基板的一面与结构载板、低损耗主路功分器焊接,其上功能芯片、元器件埋置在芯片内置腔内;板内低频、电源、射频信号通过垂直过渡结构实现信号互联,通过金丝与功能芯片信号互联,通过BGA互联层与T/R组件内信号互联;互联毛纽嵌在结构载板内,与HTCC基板压接互联。本发明体积小、重量轻、高集成、高导热性、高可靠性、低损耗、一致性好,适用于高集成、高密度的相控阵天线。

Figure 202310175018

The invention discloses a multi-material system composite integrated wafer sub-array interconnection structure and wafer sub-array, belonging to the technical field of antennas and microwaves. The invention includes a structural carrier board, a low-loss main circuit power splitter, an HTCC substrate and interconnected fur buttons; the structural carrier board includes a structural carrier board cavity, a chip built-in cavity, and a welding surface; the low-loss main circuit power splitter is embedded in the structural carrier board In the cavity; one side of the HTCC substrate is welded with the structural carrier and the low-loss main circuit power divider, and the functional chips and components on it are embedded in the built-in cavity of the chip; the low-frequency, power supply, and radio frequency signals in the board are realized through the vertical transition structure. Interconnection, through gold wire and functional chip signal interconnection, through BGA interconnection layer and T/R component internal signal interconnection; interconnection buttons are embedded in the structural carrier board, and are crimped and interconnected with the HTCC substrate. The invention has small volume, light weight, high integration, high thermal conductivity, high reliability, low loss and good consistency, and is suitable for highly integrated and high-density phased array antennas.

Figure 202310175018

Description

多材料体系复合集成的晶圆子阵互联结构及晶圆子阵Wafer sub-array interconnection structure and wafer sub-array integrated with multi-material system

技术领域technical field

本发明属于无线与微波技术领域,具体涉及一种多材料体系复合集成的晶圆子阵互联结构及晶圆子阵。The invention belongs to the field of wireless and microwave technologies, and in particular relates to a wafer sub-array interconnection structure and a wafer sub-array compounded and integrated with multi-material systems.

背景技术Background technique

随着相控阵天线的发展,其集成度越来越高。近年来,微系统技术、晶圆集成技术在相控阵天线中得到了极大的发展和应用。采用这些技术集成的天线阵列,其单元间距、剖面高度不断缩小。用于信号传输以及集成载体的综合互联层,其可用面积、厚度不断压缩,其设计受到极大的限制和挑战。此外,晶圆集成毫米波子阵内的互联网络,还需满足轻量化、低损耗、大带宽、可高密度传输高低频信号、基材的热膨胀系数与晶圆射频前端(硅基或其它晶圆材料)匹配等要求。With the development of phased array antenna, its integration level is getting higher and higher. In recent years, microsystem technology and wafer integration technology have been greatly developed and applied in phased array antennas. Antenna arrays integrated with these technologies have been shrinking in unit pitch and section height. The comprehensive interconnection layer used for signal transmission and integrated carrier, its usable area and thickness are continuously compressed, and its design is greatly restricted and challenged. In addition, the interconnection network in the wafer integrated millimeter-wave sub-array needs to meet the requirements of light weight, low loss, large bandwidth, high-density transmission of high and low frequency signals, the thermal expansion coefficient of the substrate and the RF front-end of the wafer (silicon or other wafers) material) matching requirements.

传统的相控阵雷达体系中多采用高低频电缆,电连接器等方式实现天线与T/R组件等单机之间射频、电源和控制信号的互联,但随着阵面规模的扩大及相应有源通道密度的增加,这种传统的互联方式已经难以满足阵面高密度互连的需求,同时电缆及连接器带来的重量负担更是呈指数级增长,更与微小目标探测领域高密度通道有源相控阵天线的轻量化、高集成、低剖面、高可靠性的设计理念相悖。由于毫米波天线阵面频段高、尺寸小、部件多、集成密度高,涉及射频、控制、电源、热四大链路的系统传输,因此低损耗、高宽带性能、高信号密度、高导热能力的综合网络是设计和实现过程中需要重点考虑的问题。In the traditional phased array radar system, high and low frequency cables and electrical connectors are often used to realize the interconnection of radio frequency, power supply and control signals between the antenna and T/R components and other stand-alone units. With the increase of source channel density, this traditional interconnection method has been difficult to meet the needs of high-density interconnection of the array. The design concepts of light weight, high integration, low profile and high reliability of the active phased array antenna are contrary. Due to the high frequency band, small size, many components, and high integration density of the millimeter wave antenna array, it involves the system transmission of the four major links of radio frequency, control, power supply, and heat, so it has low loss, high broadband performance, high signal density, and high thermal conductivity. The comprehensive network is a problem that needs to be considered in the process of design and implementation.

发明内容Contents of the invention

本发明的目的在于提供一种多材料体系复合、多种功能一体化集成的晶圆子阵互联结构及晶圆子阵,该综合互联设计方案具备体积小、重量轻、高集成、高导热性、高可靠性、低损耗、一致性好等特点,适合高集成、高密度的相控阵天线使用。The purpose of the present invention is to provide a wafer sub-array interconnection structure and wafer sub-array with multi-material system compounding and multi-function integration. The comprehensive interconnection design scheme has small size, light weight, high integration, high thermal conductivity, high Reliability, low loss, and good consistency are suitable for high-integration, high-density phased array antennas.

具体地说,一方面,本发明提供了一种多材料体系复合集成的晶圆子阵互联结构,包含结构载板、低损耗主路功分器、HTCC基板和互联毛纽扣;Specifically, on the one hand, the present invention provides a multi-material system compound integrated wafer sub-array interconnection structure, including a structural carrier board, a low-loss main circuit power divider, an HTCC substrate, and an interconnection button;

所述结构载板包括结构安装部、结构载板腔、芯片内置腔、焊接面和盖板;所述结构安装部用于对结构载板进行固定;The structural carrier includes a structural mounting part, a structural carrier cavity, a chip built-in cavity, a welding surface and a cover plate; the structural mounting part is used to fix the structural carrier;

所述低损耗主路功分器设置有带状线转微带线结构和射频总口连接器;带状线转微带线结构作为射频分口;所述低损耗主路功分器嵌在结构载板腔内;The low-loss main road power divider is provided with a stripline-to-microstrip line structure and a radio frequency general port connector; the stripline-to-microstrip line structure is used as a radio frequency splitter; the low-loss main road power divider is embedded in In the structural carrier cavity;

所述HTCC基板的一面与结构载板通过所述焊接面焊接互联,且与所述低损耗主路功分器焊接;HTCC基板表面设置有功能芯片、元器件、互联毛纽扣压接盘、金丝键合焊盘和BGA互联层,所述功能芯片、元器件埋置在结构载板的芯片内置腔内,通过盖板对芯片内置腔进行密封;HTCC基板设置有射频走线层、电源分配层和低频控制层;匹配结构的线路设置在射频走线层,通过金丝键合与低损耗主路功分器互联;HTCC基板板内低频信号、电源信号、射频信号通过垂直过渡结构实现信号互联,通过金丝键合实现与所述功能芯片内信号互联,通过BGA互联层实现与置于HTCC基板上的T/R组件内信号互联;One side of the HTCC substrate and the structural carrier are welded and interconnected through the welding surface, and are welded to the low-loss main circuit power divider; the surface of the HTCC substrate is provided with functional chips, components, interconnected button crimping plates, and gold wires. Bonding pads and BGA interconnection layer, the functional chips and components are embedded in the chip built-in cavity of the structural carrier board, and the chip built-in cavity is sealed by the cover plate; the HTCC substrate is provided with a radio frequency wiring layer and a power distribution layer and low-frequency control layer; the matching structure line is set on the RF wiring layer, and is interconnected with the low-loss main power divider through gold wire bonding; the low-frequency signal, power signal, and RF signal in the HTCC substrate are interconnected through a vertical transition structure , realizing signal interconnection with the functional chip through gold wire bonding, and realizing signal interconnection with the T/R component placed on the HTCC substrate through the BGA interconnection layer;

所述互联毛纽扣嵌在结构载板内,通过所述互联毛纽扣压接盘与HTCC基板压接互联,将外部的控制信号、电源信号传入HTCC基板内。The interconnected fur button is embedded in the structural carrier board, and is crimped and interconnected with the HTCC substrate through the interconnected fur button crimping plate, and the external control signal and power signal are transmitted into the HTCC substrate.

进一步的,通过金丝键合方式实现所述射频总口连接器和带状线转微带线结构从结构板载腔中与外部连接。Further, the radio frequency main port connector and the stripline-to-microstrip line structure are connected to the outside from the cavity on the structural board by means of gold wire bonding.

进一步的,所述结构安装部为柱状,其上设置有螺钉安装孔。Further, the structural installation part is column-shaped, and screw installation holes are arranged on it.

进一步的,低损耗主路板功分器2嵌在结构载板腔内时与所述焊接面齐平。Further, when the low-loss power divider 2 of the main circuit board is embedded in the cavity of the structural carrier board, it is flush with the welding surface.

进一步的,当所述多材料体系复合集成的晶圆子阵发射信号时,射频信号由所述射频总口连接器进入低损耗主路功分器,经匹配结构进入HTCC基板的射频走线层,进入功能芯片后,传输到BGA互联层上,为T/R组件提供射频激励信号;控制信号与电源信号通过互联毛纽扣接入HTCC基板,通过垂直过渡结构进入低频控制层和电源分配层,至功能芯片和T/R组件。Further, when the multi-material system composite integrated wafer sub-array transmits signals, the radio frequency signal enters the low-loss main circuit power divider from the radio frequency master connector, enters the radio frequency wiring layer of the HTCC substrate through the matching structure, After entering the functional chip, it is transmitted to the BGA interconnection layer to provide RF excitation signals for T/R components; the control signal and power signal are connected to the HTCC substrate through the interconnection button, and enter the low-frequency control layer and power distribution layer through the vertical transition structure. Functional chips and T/R components.

进一步的,所述HTCC基板为若干块独立的HTCC基板。Further, the HTCC substrates are several independent HTCC substrates.

进一步的,所述HTCC基板及结构载板选用高导热材料制作而成。Further, the HTCC substrate and structural carrier are made of high thermal conductivity materials.

进一步的,所述结构载板采用与HTCC基板热膨胀系数接近的材料。Further, the structural carrier adopts a material with a thermal expansion coefficient close to that of the HTCC substrate.

进一步的,所述结构安装部采用散热材料制成。Further, the structural installation part is made of heat dissipation material.

另一方面,本发明还提供一种多材料体系复合集成的晶圆子阵,包括上述多材料体系复合集成的晶圆子阵互联结构。On the other hand, the present invention also provides a multi-material system composite integrated wafer sub-array, including the above-mentioned multi-material system composite integrated wafer sub-array interconnection structure.

本发明的多材料体系复合集成的晶圆子阵互联结构及晶圆子阵的有益效果如下:The beneficial effects of the multi-material system composite integrated wafer sub-array interconnection structure and wafer sub-array of the present invention are as follows:

体积小、重量轻:一体化设计理念,采用HTCC基板表面贴装裸芯片的形式,集成各种功能芯片模块,通过金丝键合实现HTCC基板内射频、低频、电源的信号互联,实现一体化设计;HTCC基板与结构载板焊接互联,裸芯片埋置在结构载板腔内,既节省了射频有源功能模块的结构尺寸,也满足芯片的气密要求,有效地实现了综合网络的小型化、轻量化。Small size and light weight: integrated design concept, using the form of HTCC substrate surface mount bare chip, integrating various functional chip modules, realizing the signal interconnection of radio frequency, low frequency and power supply in the HTCC substrate through gold wire bonding, realizing integration Design; the HTCC substrate and the structural carrier are welded and interconnected, and the bare chip is embedded in the cavity of the structural carrier, which not only saves the structural size of the RF active functional module, but also meets the airtight requirements of the chip, effectively realizing the miniaturization of the integrated network , lightweight.

高导热性:选用高导热HTCC基板及结构载板,将T/R组件产生的热量通过BGA层传导到HTCC载板上进行均温,然后通过焊接面将热量传导到结构载板上;并且通过采用散热材料制成的结构安装柱,将热量传导到冷板上,实现了T/R组件热量的有效传输。High thermal conductivity: select high thermal conductivity HTCC substrate and structural carrier, conduct the heat generated by T/R components to the HTCC carrier through the BGA layer for temperature uniformity, and then transfer the heat to the structural carrier through the soldering surface; and through The structural mounting column made of heat dissipation material conducts heat to the cold plate, realizing the effective transmission of heat from T/R components.

高可靠性:由于HTCC基板与结构载板间膨胀系数存在差异,将HTCC基板拆分为多块独立的HTCC基板焊接在结构载板上。多块独立的HTCC基板有效地释放了与结构载板的焊接应力,减小了晶圆子阵在温度变化过程的变形程度,保证了晶圆子阵及其对外互联的可靠性;同时高集成的馈电技术大大减少或消除了各部件之间的互联器件,提高了系统的可靠性。High reliability: Due to the difference in expansion coefficient between the HTCC substrate and the structural carrier, the HTCC substrate is split into multiple independent HTCC substrates and welded on the structural carrier. Multiple independent HTCC substrates effectively release the welding stress with the structural carrier, reduce the degree of deformation of the wafer sub-array during the temperature change process, and ensure the reliability of the wafer sub-array and its external interconnection; at the same time, the highly integrated feeder Electrical technology greatly reduces or eliminates the interconnection devices between components, improving the reliability of the system.

低损耗:由于HTCC基板的射频损耗较大,为了减小射频链路损耗,采用低损耗主路功分器与HTCC基板复合使用的形式,射频主路传输采用低损耗传输结构(例如采用微波多层板、微同轴等制作的低损耗主路功分器),低损耗传输结构与HTCC基板相比,损耗比在1/2以下,由低损耗主路功分器的带状线转微带线结构作为射频分口,在射频分口通过金丝键合、焊接等方式实现低损耗主路功分器与HTCC基板这两种材料之间的互联,既实现了功能芯片与HTCC基板之间的互联设计,又减小了整个射频链路的损耗。Low loss: Due to the large RF loss of the HTCC substrate, in order to reduce the loss of the RF link, a low-loss main circuit power splitter is used in combination with the HTCC substrate, and the RF main channel transmission adopts a low-loss transmission structure (for example, microwave multi Low-loss main power splitter made of laminate, micro-coaxial, etc.), the low-loss transmission structure compared with HTCC substrate, the loss ratio is less than 1/2, from the strip line of the low-loss main power splitter to the micro The stripline structure is used as the RF port, and at the RF port, the interconnection between the low-loss main power splitter and the HTCC substrate is realized through gold wire bonding, welding, etc., which realizes the connection between the functional chip and the HTCC substrate. The interconnection design between them reduces the loss of the entire radio frequency link.

热膨胀率低:与传统微波板实现的综合互联层相比,本发明具有更低的膨胀系数,可支持集成安装更大尺寸、更低膨胀系数材料的封装天线;可支持将20mm以上的硅基晶圆集成前端集成到本发明的多材料体系复合集成的晶圆子阵互联结构上。Low thermal expansion rate: Compared with the integrated interconnection layer realized by traditional microwave boards, the present invention has a lower expansion coefficient, which can support the integrated installation of packaged antennas with larger size and lower expansion coefficient materials; The front-end of wafer integration is integrated into the multi-material system composite integrated wafer sub-array interconnection structure of the present invention.

本发明的多材料体系复合集成的晶圆子阵互联结构,电性能一致性好,适于高集成、高密度的相控阵天线使用:采用板内射频互联、金丝键合方式,加工、装配精度高,形式简单,去除了盲插互联以及连接器本身带来的不一致性,使得系统电性能一致性好。The multi-material system composite integrated wafer sub-array interconnection structure of the present invention has good electrical performance consistency, and is suitable for high-integration, high-density phased array antennas: it adopts in-board radio frequency interconnection, gold wire bonding, processing and assembly With high precision and simple form, it eliminates the inconsistency caused by blind mating interconnection and the connector itself, making the system electrical performance consistent.

附图说明Description of drawings

图1是本发明实施例的三维立体图。Fig. 1 is a three-dimensional perspective view of an embodiment of the present invention.

图2是本发明实施例的结构载板立体图(上表面)。Fig. 2 is a perspective view (upper surface) of a structural carrier of an embodiment of the present invention.

图3是本发明实施例的结构载板立体图(下表面)。Fig. 3 is a perspective view (lower surface) of the structural carrier of the embodiment of the present invention.

图4是本发明实施例的低损耗主路功分器示意图。Fig. 4 is a schematic diagram of a low-loss main power splitter according to an embodiment of the present invention.

图5是本发明实施例的HTCC基板示意图(上表面)。Fig. 5 is a schematic diagram (upper surface) of an HTCC substrate according to an embodiment of the present invention.

图6是本发明实施例的HTCC基板示意图(下表面)。Fig. 6 is a schematic diagram (lower surface) of an HTCC substrate according to an embodiment of the present invention.

图7是本发明实施例的HTCC基板内部叠层及信号互联示意图。FIG. 7 is a schematic diagram of internal stacking and signal interconnection of an HTCC substrate according to an embodiment of the present invention.

图8是本发明实施例的不同材质之间射频互联结构示意图。FIG. 8 is a schematic diagram of a radio frequency interconnection structure between different materials according to an embodiment of the present invention.

图9是本发明实施例的热量传导示意图。FIG. 9 is a schematic diagram of heat conduction in an embodiment of the present invention.

图中标识:1-结构载板,2-低损耗主路功分器,3-HTCC基板,4-互联毛纽扣,5-结构安装部,6-螺纹安装孔,7-芯片内置腔,8-焊接面,9-结构载板腔,10-射频总口连接器,11-带状线转微带线结构,12-功能芯片,13-元器件,14-互联毛纽扣压接盘,15-金丝键合焊盘,16-BGA互联层,17-T/R组件,18-BGA球,19-射频走线层,20-电源分配层,21-低频控制层,22-垂直过渡结构,23-金丝,25-匹配结构,28-盖板。Marks in the figure: 1-structural carrier board, 2-low loss main circuit power divider, 3-HTCC substrate, 4-interconnection fur button, 5-structural mounting part, 6-threaded mounting hole, 7-chip built-in cavity, 8 -Welding surface, 9-structure carrier cavity, 10-radio frequency general port connector, 11-stripline to microstrip line structure, 12-functional chip, 13-components, 14-interconnection button crimping plate, 15- Gold wire bonding pad, 16-BGA interconnect layer, 17-T/R component, 18-BGA ball, 19-RF wiring layer, 20-power distribution layer, 21-low frequency control layer, 22-vertical transition structure, 23-gold wire, 25-matching structure, 28-cover plate.

具体实施方式Detailed ways

下面结合实施例并参照附图对本发明作进一步详细描述。The present invention will be further described in detail below in conjunction with the embodiments and with reference to the accompanying drawings.

本发明的一个实施例,为一种多材料体系复合集成的晶圆子阵互联结构,如图1所示,包括结构载板1、低损耗主路功分器2、HTCC基板3和互联毛纽扣4。One embodiment of the present invention is a multi-material system composite integrated wafer sub-array interconnection structure, as shown in Figure 1, including a structural carrier 1, a low-loss main circuit power divider 2, an HTCC substrate 3, and interconnected fur buttons 4.

如图2和图3所示,结构载板1包括结构安装部5、结构载板腔9、芯片内置腔7、盖板28,以及分布在底面的大面积的焊接面8。优选的,在另一个实施例中,结构安装部5为柱状,其上设置有螺纹安装孔6。As shown in FIGS. 2 and 3 , the structural carrier 1 includes a structural mounting part 5 , a structural carrier cavity 9 , a chip built-in cavity 7 , a cover plate 28 , and a large-area soldering surface 8 distributed on the bottom surface. Preferably, in another embodiment, the structural installation part 5 is columnar, and a threaded installation hole 6 is provided on it.

低损耗主路功分器2嵌在结构载板腔9内。优选的,置于结构载板腔9内的低损耗主路功分器2上表面与结构载板1的焊接面8表面齐平,使得低损耗主路功分器2和结构载板1可以一同与HTCC基板3焊接。HTCC基板3一面与结构载板1通过焊接面8焊接互联,HTCC基板与结构载板1焊接的那一面也与内嵌在结构载板1的结构载板腔9内的低损耗主路功分器2焊接,保证低损耗主路功分器2和HTCC基板这两种材料的基板接地平面的一致性。如图4所示,低损耗主路功分器2设置有带状线转微带线结构11和用于外接的射频总口连接器10。带状线转微带线结构作为射频分口。射频总口连接器10和带状线转微带线结构11可从结构板载腔9中与外部连接,例如通过金丝键合等方式。The low-loss main circuit power divider 2 is embedded in the structure carrier cavity 9 . Preferably, the upper surface of the low-loss main circuit power splitter 2 placed in the structural carrier cavity 9 is flush with the surface of the welding surface 8 of the structural carrier 1, so that the low-loss main circuit power splitter 2 and the structural carrier 1 can be Solder with HTCC substrate 3 together. One side of the HTCC substrate 3 and the structural carrier 1 are welded and interconnected through the welding surface 8, and the side of the HTCC substrate welded to the structural carrier 1 is also divided into the low-loss main circuit embedded in the structural carrier cavity 9 of the structural carrier 1. The device 2 is welded to ensure the consistency of the substrate ground plane of the low-loss main circuit power divider 2 and the HTCC substrate. As shown in FIG. 4 , the low-loss main power divider 2 is provided with a stripline-to-microstrip structure 11 and a radio frequency main interface connector 10 for external connection. The stripline-to-microstrip structure is used as the RF port. The radio frequency bus connector 10 and the stripline-to-microstrip line structure 11 can be connected to the outside from the cavity 9 on the structural board, for example, through gold wire bonding and the like.

HTCC基板3表面设置有各种功能芯片12、元器件13、互联毛纽扣压接盘14、金丝键合焊盘15和BGA互联层16。功能芯片12、元器件13埋置在结构板载1的芯片内置腔7内,通过盖板28对芯片内置腔7进行密封。例如,如图5和图6所示,HTCC基板3包含分布在上表面的各种功能芯片12、各种元器件13(例如电容、电阻等)、互联毛纽扣压接盘14、金丝键合焊盘15,以及分布在下表面的BGA互联层16。The surface of the HTCC substrate 3 is provided with various functional chips 12 , components 13 , interconnection pads 14 , gold wire bonding pads 15 and BGA interconnection layers 16 . The functional chip 12 and components 13 are embedded in the chip built-in cavity 7 of the structural board 1 , and the chip built-in cavity 7 is sealed by the cover plate 28 . For example, as shown in Figures 5 and 6, the HTCC substrate 3 includes various functional chips 12 distributed on the upper surface, various components 13 (such as capacitors, resistors, etc.), interconnected fur button crimping pads 14, gold wire bonding Pads 15, and BGA interconnection layers 16 distributed on the lower surface.

如图7所示,HTCC基板3设置有射频走线层19、电源分配层20和低频控制层21。与低损耗主路功分器2的经射频分口(即带状线转微带线结构11)互联的匹配结构25的线路设置在射频走线层,通过金丝键合与低损耗主路功分器2互联。例如,在另一个实施例中,HTCC基板3包含24层电路,其中1到8层为射频走线层19,9到14层为电源分配层20,15层到24层为低频控制层21。As shown in FIG. 7 , the HTCC substrate 3 is provided with a radio frequency wiring layer 19 , a power distribution layer 20 and a low frequency control layer 21 . The line of the matching structure 25 interconnected with the low-loss main circuit power divider 2 through the RF port (i.e., the stripline to microstrip line structure 11) is arranged on the radio frequency wiring layer, and is connected to the low-loss main circuit through gold wire bonding. The power dividers 2 are interconnected. For example, in another embodiment, the HTCC substrate 3 includes 24 layers of circuits, of which layers 1 to 8 are radio frequency wiring layers 19 , layers 9 to 14 are power distribution layers 20 , and layers 15 to 24 are low frequency control layers 21 .

本发明的多材料体系复合集成的晶圆子阵互联结构中,射频信号通过不同材质之间的互联结构,由低损耗主路功分器2的经射频分口(即带状线转微带线结构11)经匹配结构25传输到多块HTCC基板3中。HTCC基板板3内低频信号、电源信号、射频信号通过垂直过渡结构22实现信号互联,通过金丝23实现与各功能芯片12内信号互联,通过BGA互联层16(图7中未示出)中的BGA球18实现与置于HTCC基板3上的T/R组件17内信号互联。In the multi-material system composite integrated wafer sub-array interconnection structure of the present invention, the radio frequency signal passes through the interconnection structure between different materials, and is transferred from the radio frequency port of the low-loss main circuit power divider 2 (i.e., stripline to microstrip line) The structure 11) is transferred into the plurality of HTCC substrates 3 via the matching structure 25. The low-frequency signal, power signal, and radio frequency signal in the HTCC substrate board 3 realize signal interconnection through the vertical transition structure 22, realize the signal interconnection with each functional chip 12 through the gold wire 23, and realize the signal interconnection through the BGA interconnection layer 16 (not shown in FIG. 7 ). The BGA ball 18 realizes signal interconnection with the T/R assembly 17 placed on the HTCC substrate 3 .

互联毛纽扣4嵌在结构载板1内,通过互联毛纽扣压接盘14与HTCC基板3压接互联,将晶圆子阵外部的控制信号与电源信号传入HTCC基板3内。The interconnection button 4 is embedded in the structural carrier 1 , and is crimped and interconnected with the HTCC substrate 3 through the interconnection button crimping plate 14 , so that the control signals and power signals outside the wafer sub-array are transmitted into the HTCC substrate 3 .

由于HTCC基板的膨胀系数与结构载板存在差异,优选的,在另一个实施例中,将HTCC基板拆分为若干块独立的HTCC基板焊接在结构载板1上。采用多块独立的HTCC基板有效地释放了由于HTCC基板3与结构载板1热膨胀系数不同产生的焊接应力,减小了晶圆子阵在温度变化过程的变形程度,保证了晶圆子阵及其对外互联的可靠性;同时高集成的馈电技术大大减少或消除了各部件之间的互联器件,提高了系统的可靠性。Since the expansion coefficient of the HTCC substrate is different from that of the structural carrier, preferably, in another embodiment, the HTCC substrate is split into several independent HTCC substrates and welded on the structural carrier 1 . The use of multiple independent HTCC substrates effectively releases the welding stress caused by the different thermal expansion coefficients of the HTCC substrate 3 and the structural carrier 1, reduces the degree of deformation of the wafer sub-array during the temperature change process, and ensures the protection of the wafer sub-array and its external appearance. Reliability of interconnection; at the same time, the highly integrated power feeding technology greatly reduces or eliminates the interconnection devices between various components, which improves the reliability of the system.

本发明的多材料体系复合集成的晶圆子阵互联结构的装配方法如下:The assembly method of the multi-material system composite integrated wafer sub-array interconnection structure of the present invention is as follows:

如图1、7、8所示,首先将低损耗主路板功分器2焊接在结构载板腔9内,并且保证首先将低损耗主路功分器2与大面积焊接面8齐平,然后将若干块HTCC基板3通过工装焊接在结构载板1上,此处焊接主要保证HTCC基板3、结构载板1、低损耗主路公板功分器2等不同材质之间射频互联结构的接地位置焊透率。最后在结构载板1的芯片内置腔7内将功能芯片12设置(例如贴装)在HTCC基板3上,并进行金丝键合,最后通过盖板28密封。As shown in Figures 1, 7, and 8, the low-loss main circuit power divider 2 is first welded in the structural carrier cavity 9, and the low-loss main circuit power divider 2 is first flush with the large-area welding surface 8 , and then several HTCC substrates 3 are welded on the structural carrier 1 through tooling. The welding here mainly ensures the RF interconnection structure between different materials such as the HTCC substrate 3, the structural carrier 1, and the low-loss main circuit power divider 2. The penetration rate of the grounding position. Finally, the functional chip 12 is set (for example, mounted) on the HTCC substrate 3 in the chip built-in cavity 7 of the structural carrier 1 , and gold wire bonding is performed, and finally sealed by the cover plate 28 .

优选的,在另一个实施例中,如图8所示,通过低损耗主路功分器2的带状线转微带线结构11、金丝23、HTCC基板的匹配结构25、HTCC基板的垂直过渡结构22,实现不同材质之间射频信号的有效匹配。射频信号进入HTCC基板3后,在射频走线层19进行传输,通过垂直过渡结构22及金丝23进入各种功能芯片,最终传输给T/R组件18。采用板内射频互联、金丝键合方式,加工、装配精度高,形式简单,去除了盲插互联以及连接器本身带来的不一致性,使得系统电性能一致性好。Preferably, in another embodiment, as shown in FIG. 8, the stripline-to-microstrip line structure 11, the gold wire 23, the matching structure 25 of the HTCC substrate, and the The vertical transition structure 22 realizes effective matching of radio frequency signals between different materials. After the radio frequency signal enters the HTCC substrate 3 , it is transmitted on the radio frequency wiring layer 19 , enters various functional chips through the vertical transition structure 22 and the gold wire 23 , and is finally transmitted to the T/R component 18 . In-board RF interconnection and gold wire bonding are adopted, with high processing and assembly precision and simple form, which eliminates the inconsistency caused by blind mating interconnection and the connector itself, making the electrical performance of the system consistent.

本发明的多材料体系复合集成的晶圆子阵互联结构,采用HTCC基板表面贴装裸芯片的形式,集成各种功能芯片,通过金丝键合实现HTCC基板内射频、低频、电源的信号互联,实现一体化设计;HTCC基板与结构载板焊接互联,裸芯片埋置在结构载板腔内,既节省了射频有源功能模块的结构尺寸,也满足芯片的气密要求,有效地实现了综合网络的小型化、轻量化。The multi-material system composite integrated wafer sub-array interconnection structure of the present invention adopts the form of bare chips mounted on the surface of the HTCC substrate, integrates various functional chips, and realizes the signal interconnection of radio frequency, low frequency, and power supply in the HTCC substrate through gold wire bonding. Realize integrated design; HTCC substrate and structural carrier board are soldered and interconnected, and the bare chip is embedded in the cavity of the structural carrier board, which not only saves the structural size of the RF active functional module, but also meets the airtight requirements of the chip, effectively realizing the integrated The miniaturization and weight reduction of the network.

本发明的多材料体系复合集成的晶圆子阵互联结构中信号流向如下:The signal flow in the multi-material system composite integrated wafer sub-array interconnection structure of the present invention is as follows:

当多材料体系复合集成的晶圆子阵发射信号时,射频信号由射频总口连接器10进入低损耗主路功分器2,通过金丝等方式分别传输到多块HTCC基板3,经匹配结构25进入HTCC基板3的射频走线层19,进入多种功能芯片12后,传输到BGA互联层16上,为T/R组件17提供射频激励信号。控制信号与电源信号通过互联毛纽扣4接入HTCC基板3,通过垂直过渡结构22进入低频控制层21和电源分配层20,为各种功能芯片12和T/R组件17提供电源和控制信号。When the multi-material system composite integrated wafer sub-array transmits signals, the radio frequency signal enters the low-loss main circuit power divider 2 from the radio frequency main port connector 10, and is transmitted to multiple HTCC substrates 3 through gold wires, etc., and passes through the matching structure. 25 enters the radio frequency wiring layer 19 of the HTCC substrate 3, enters the multi-function chip 12, and transmits to the BGA interconnection layer 16 to provide radio frequency excitation signals for the T/R component 17. The control signal and power signal are connected to the HTCC substrate 3 through the interconnection button 4, and enter the low-frequency control layer 21 and the power distribution layer 20 through the vertical transition structure 22 to provide power and control signals for various functional chips 12 and T/R components 17.

优选的,在另一个实施例中,HTCC基板及结构载板选用高导热材料制作而成。结构载板1采用与HTCC热膨胀系数接近的材料,可选材料有铝硅、钼铜等。优选的,在另一个实施例中,结构安装部5采用散热材料制成。如图9所示,T/R组件17产生的热量通过BGA球18、BGA互联层16传导到HTCC基板3上,经过HTCC基板3均温后通过焊接面将热量传导到结构载板1,再经过结构载板1均温;并且结构安装柱也作为结构导热柱,通过结构安装柱将热量传导到外部的散热冷板上,实现了T/R组件热量的有效传输Preferably, in another embodiment, the HTCC substrate and the structural carrier are made of high thermal conductivity materials. The structural carrier 1 is made of a material with a thermal expansion coefficient close to that of the HTCC, and the optional materials include aluminum silicon, molybdenum copper, and the like. Preferably, in another embodiment, the structural installation part 5 is made of heat dissipation material. As shown in Figure 9, the heat generated by the T/R assembly 17 is conducted to the HTCC substrate 3 through the BGA ball 18 and the BGA interconnection layer 16. After the HTCC substrate 3 is uniformly heated, the heat is conducted to the structural carrier 1 through the welding surface, and then The temperature is uniformed through the structural carrier plate 1; and the structural mounting column is also used as a structural heat conduction column, and the heat is conducted to the external heat dissipation cold plate through the structural mounting column, which realizes the effective transmission of heat of the T/R component

虽然本发明已以较佳实施例公开如上,但实施例并不是用来限定本发明的。在不脱离本发明之精神和范围内,所做的任何等效变化或润饰,同样属于本发明之保护范围。因此本发明的保护范围应当以本申请的权利要求所界定的内容为标准。Although the present invention has been disclosed above with preferred embodiments, the embodiments are not intended to limit the present invention. Any equivalent changes or modifications made without departing from the spirit and scope of the present invention also belong to the protection scope of the present invention. Therefore, the scope of protection of the present invention should be based on the content defined by the claims of this application.

Claims (10)

1. The wafer sub-array interconnection structure of the multi-material system composite integration is characterized by comprising a structure carrier plate, a low-loss main circuit power divider, an HTCC substrate and interconnection buttons;
the structure carrier plate comprises a structure mounting part, a structure carrier plate cavity, a chip built-in cavity, a welding surface and a cover plate; the structure mounting part is used for fixing the structure carrier plate;
the low-loss main power divider is provided with a strip line-microstrip line structure and a radio frequency main port connector; the strip line-microstrip line structure is used as a radio frequency split; the low-loss main path power divider is embedded in the structural carrier plate cavity;
one surface of the HTCC substrate is welded and interconnected with the structural carrier plate through the welding surface and is welded with the low-loss main path power divider; the surface of the HTCC substrate is provided with a functional chip, a component, an interconnection Mao Niu buckling and connecting disc, a gold wire bonding pad and a BGA interconnection layer, wherein the functional chip and the component are embedded in a chip built-in cavity of the structure carrier plate, and the chip built-in cavity is sealed through a cover plate; the HTCC substrate is provided with a radio frequency wiring layer, a power distribution layer and a low-frequency control layer; the circuit of the matching structure is arranged on the radio frequency wiring layer and is interconnected with the low-loss main circuit power divider through gold wire bonding; the signal interconnection of the low-frequency signals, the power supply signals and the radio frequency signals in the HTCC substrate board is realized through a vertical transition structure, the signal interconnection with the functional chip is realized through gold wire bonding, and the signal interconnection with the T/R assembly arranged on the HTCC substrate is realized through a BGA interconnection layer;
the interconnection hair button is embedded in the structural carrier plate, and is connected with the HTCC substrate in a crimping way through the interconnection Mao Niu buckling disc, so that external control signals and power signals are transmitted into the HTCC substrate.
2. The wafer sub-array interconnection structure compositely integrated by the multi-material system according to claim 1, wherein the radio frequency main port connector and the strip line-to-microstrip line structure are connected with the outside from the structure board-carrying cavity in a gold wire bonding mode.
3. The multi-material system composite integrated wafer sub-array interconnection structure according to claim 1, wherein the structure mounting portion is columnar, and screw mounting holes are formed in the structure mounting portion.
4. The wafer sub-array interconnection structure of the multi-material system composite integration according to claim 1, wherein the low-loss main circuit board power divider 2 is flush with the welding surface when embedded in the structural carrier cavity.
5. The multi-material system composite integrated wafer sub-array interconnection structure of claim 1, wherein when the multi-material system composite integrated wafer sub-array transmits signals, the radio frequency signals enter the low-loss main circuit power divider from the radio frequency main port connector, enter the radio frequency wiring layer of the HTCC substrate through the matching structure, enter the functional chip and then are transmitted to the BGA interconnection layer to provide radio frequency excitation signals for the T/R assembly; the control signal and the power signal are connected into the HTCC substrate through the interconnection button and enter the low-frequency control layer and the power distribution layer through the vertical transition structure to the functional chip and the T/R component.
6. The multi-material system composite integrated wafer sub-array interconnect structure of claim 1, wherein the HTCC substrates are a plurality of individual HTCC substrates.
7. The multi-material system composite integrated wafer sub-array interconnection structure of claim 1, wherein the HTCC substrate and the structural carrier are made of high thermal conductivity materials.
8. The multi-material system composite integrated wafer sub-array interconnection structure of claim 7, wherein the structural carrier is made of a material having a thermal expansion coefficient close to that of the HTCC substrate.
9. The multi-material system composite integrated wafer sub-array interconnection structure according to claim 1, wherein the structure mounting portion is made of a heat dissipation material.
10. A wafer subarray compositely integrated by a multi-material system, which is characterized by comprising the wafer subarray interconnection structure compositely integrated by the multi-material system according to any one of claims 1-9.
CN202310175018.4A 2023-02-28 2023-02-28 Wafer sub-array interconnection structure and wafer sub-array for composite integration of multi-material systems Active CN116259615B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202310175018.4A CN116259615B (en) 2023-02-28 2023-02-28 Wafer sub-array interconnection structure and wafer sub-array for composite integration of multi-material systems

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202310175018.4A CN116259615B (en) 2023-02-28 2023-02-28 Wafer sub-array interconnection structure and wafer sub-array for composite integration of multi-material systems

Publications (2)

Publication Number Publication Date
CN116259615A true CN116259615A (en) 2023-06-13
CN116259615B CN116259615B (en) 2025-03-25

Family

ID=86680570

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202310175018.4A Active CN116259615B (en) 2023-02-28 2023-02-28 Wafer sub-array interconnection structure and wafer sub-array for composite integration of multi-material systems

Country Status (1)

Country Link
CN (1) CN116259615B (en)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106711565A (en) * 2015-12-22 2017-05-24 中国电子科技集团公司第二十研究所 Miniaturized three-dimensional inverted T/R component
CN113484826A (en) * 2021-06-21 2021-10-08 中航光电科技股份有限公司 Integrated multifunctional power division switch network component based on vertical interconnection technology
US20220295629A1 (en) * 2021-03-11 2022-09-15 Northrop Grumman Systems Corporation Radio frequency crossover with high isolation in microelectronics h-frame device

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106711565A (en) * 2015-12-22 2017-05-24 中国电子科技集团公司第二十研究所 Miniaturized three-dimensional inverted T/R component
US20220295629A1 (en) * 2021-03-11 2022-09-15 Northrop Grumman Systems Corporation Radio frequency crossover with high isolation in microelectronics h-frame device
TW202240832A (en) * 2021-03-11 2022-10-16 美商諾斯洛普格拉曼系統公司 Radio frequency crossover with high isolation in microelectronics h-frame device
CN113484826A (en) * 2021-06-21 2021-10-08 中航光电科技股份有限公司 Integrated multifunctional power division switch network component based on vertical interconnection technology

Also Published As

Publication number Publication date
CN116259615B (en) 2025-03-25

Similar Documents

Publication Publication Date Title
JP7268949B2 (en) Integrated antenna array packaging structure and method
US8040286B2 (en) High frequency module
US9196951B2 (en) Millimeter-wave radio frequency integrated circuit packages with integrated antennas
US7675465B2 (en) Surface mountable integrated circuit packaging scheme
US8256685B2 (en) Compact millimeter wave packages with integrated antennas
US6911733B2 (en) Semiconductor device and electronic device
US7388756B1 (en) Method and system for angled RF connection using a flexible substrate
CN108649019B (en) Fan-Out Package Structure
KR101702717B1 (en) System and method for a millimeter wave circuit board
CN112864147B (en) A composable three-dimensional multi-chip packaging structure
Hauhe et al. High density packaging of X-band active array modules
EP2178119B1 (en) Surface mountable integrated circuit package
CN108767427A (en) The three-dimensionally integrated method of tile type TR component submatrix units
CN116885457A (en) Phased array antenna, antenna packaging structure and manufacturing method
Ndip et al. A novel packaging and system-integration platform with integrated antennas for scalable, low-cost and high-performance 5G mmWave systems
CN113540777A (en) Flat-panel phased array antenna architecture based on active AIP unit
JP2010098274A (en) Packaging mechanism of surface-mountable integrated circuit
CN115332779B (en) Packaging components for phased array antennas
CN114614247A (en) Integrated network of millimeter wave tile-type phased array antenna
CN117810717A (en) Interconnection structure of low-profile antenna power module
CN115332765B (en) Multi-beam laminate assembly for phased array antenna
CN117915559A (en) Multi-signal integrated feed assembly based on microwave multilayer board technology
CN116259615A (en) Wafer subarray interconnection structure and wafer subarray of multi-material system composite integration
JP5762452B2 (en) Surface mountable integrated circuit packaging mechanism
Namaki et al. A tunable macro-modeling method for signal transition in mm-wave flip-chip technology

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant