CN116015309A - A sigma-delta modulator based on double quantization - Google Patents
A sigma-delta modulator based on double quantization Download PDFInfo
- Publication number
- CN116015309A CN116015309A CN202310011421.3A CN202310011421A CN116015309A CN 116015309 A CN116015309 A CN 116015309A CN 202310011421 A CN202310011421 A CN 202310011421A CN 116015309 A CN116015309 A CN 116015309A
- Authority
- CN
- China
- Prior art keywords
- module
- digital
- signal
- quantization
- bit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D30/00—Reducing energy consumption in communication networks
- Y02D30/70—Reducing energy consumption in communication networks in wireless communication networks
Landscapes
- Compression, Expansion, Code Conversion, And Decoders (AREA)
Abstract
本发明公开了一种基于双重量化的sigma‑delta调制器,包括:环路滤波器模块、多位量化器模块、数字补偿滤波模块、数字脉宽调制模块、单比特量化器模块和数字滤波器模块,外界模拟信号经滤波之后输入依次通过环路滤波器模块、多位量化器模块、数字补偿调制模块、1位量化器量化,1位量化器量化输出到数字滤波器,同时进一步经过数模转换反馈到环路滤波器模块的输入端。本发明的双重量化结构的调制器减少了输出中的量化噪声,允许降低过采样率,从而提高了转换率。此外,由于注入多位系统的量化噪声小于注入单位系统的噪声,与量化器过载相关的稳定性问题也得到缓解,因此可以构造高阶稳定性单极调制器。
The invention discloses a sigma-delta modulator based on double quantization, comprising: a loop filter module, a multi-bit quantizer module, a digital compensation filter module, a digital pulse width modulation module, a single-bit quantizer module and a digital filter Module, the external analog signal is filtered and input sequentially through the loop filter module, multi-bit quantizer module, digital compensation modulation module, 1-bit quantizer quantization, 1-bit quantizer quantization output to the digital filter, and further through the digital-analog The conversion is fed back to the input of the loop filter block. The modulator of the double quantization structure of the present invention reduces the quantization noise in the output, allows the oversampling rate to be reduced, thereby increasing the conversion rate. Furthermore, since the quantization noise injected into a multi-bit system is smaller than that injected into a single-bit system, the stability issues associated with quantizer overloading are also alleviated, allowing the construction of high-order stable unipolar modulators.
Description
技术领域technical field
本发明属于数模电技术领域,尤其涉及一种基于双重量化的sigma-delta调制器电路。The invention belongs to the technical field of digital-to-analog electronics, in particular to a sigma-delta modulator circuit based on double quantization.
背景技术Background technique
目前越来越多的具有微重力分辨率的高精度微机械传感器,用于石油勘探、地震监测、空间微重力测量以及惯性导航和制导应用。而作为对传感器信号进行后续处理的机电sigma-delta调制器(EMSDM)闭环反馈架构已经很流行,因为它不仅可以提高微机电系统(MEMS)传感器的输入动态范围(IDR)、线性度和带宽,同时以脉冲密度调制信号的形式提供数字输出。There is an increasing number of high-precision micromechanical sensors with microgravity resolution for oil exploration, seismic monitoring, space microgravity measurements, and inertial navigation and guidance applications. The electromechanical sigma-delta modulator (EMSDM) closed-loop feedback architecture as a post-processing of the sensor signal has become popular because it not only improves the input dynamic range (IDR), linearity, and bandwidth of microelectromechanical system (MEMS) sensors, Simultaneously a digital output is provided in the form of a pulse density modulated signal.
传统的单量化sigma-delta调制器架构为了提高信噪比性能,采用增加环路的阶数或者增加内部量化器的分辨率,三阶以上的环路会导致系统不稳定,而增加内部量化器的分辨率对反馈DAC的精度要求比较高,需要另外增加提高DAC线性度的电路,这些都增加了电路设计的复杂度,相应增加了系统的面积与功耗。另外传统的单量化sigma-delta调制器中的补偿器和1bit量化器是通过模拟电路实现的,这可能导致由于制造公差和寄生效应,低频参数无法与传感器参数很好地匹配,从而大大的降低了系统性能。In order to improve the signal-to-noise ratio performance, the traditional single-quantization sigma-delta modulator architecture adopts increasing the order of the loop or increasing the resolution of the internal quantizer. The loop above the third order will lead to system instability, and the internal quantizer is added. The resolution of the feedback DAC requires relatively high precision, and additional circuits to improve the linearity of the DAC are required, which increase the complexity of the circuit design and correspondingly increase the area and power consumption of the system. In addition, the compensator and 1bit quantizer in the traditional single-quantization sigma-delta modulator are implemented by analog circuits, which may cause low-frequency parameters to not match well with sensor parameters due to manufacturing tolerances and parasitic effects, thereby greatly reducing the system performance.
发明内容Contents of the invention
针对现有技术传统的单量化sigma-delta调制器架构的不足,本发明提供一种基于双重量化的sigma-delta调制器电路。Aiming at the deficiency of the traditional single-quantization sigma-delta modulator architecture in the prior art, the present invention provides a double-quantization-based sigma-delta modulator circuit.
本发明是通过如下的技术方案来解决上述技术问题的:The present invention solves the above technical problems through the following technical solutions:
本发明提供了一种基于双重量化的sigma-delta调制器电路,包括:The invention provides a sigma-delta modulator circuit based on double quantization, comprising:
环路滤波器模块,其用于对滤波后的外界模拟信号进行噪声整形;A loop filter module, which is used to perform noise shaping on the filtered external analog signal;
多位量化器模块,其用于对模拟信号进行多bit量化输出;A multi-bit quantizer module, which is used to perform multi-bit quantization output on an analog signal;
数字补偿滤波模块,其用于接收多位量化器模块输出的多位数字信号,提供能够达到符合接收器线性度要求的输出信号,保持回路稳定性,并进一步滤除信号带宽外的噪声成分;The digital compensation filter module is used to receive the multi-bit digital signal output by the multi-bit quantizer module, provide an output signal that can meet the linearity requirements of the receiver, maintain loop stability, and further filter out noise components outside the signal bandwidth;
数字脉宽调制模块,其用于将数字补偿调制模块输出的信号转换为线性度较高的脉冲信号;A digital pulse width modulation module, which is used to convert the signal output by the digital compensation modulation module into a pulse signal with higher linearity;
1bit量化器模块,其用于接收经过补偿调制以后的数字信号,生成反馈脉冲,输出信号一路信号输入到数字滤波器模块,同时,一路信号经过DAC转换为模拟信号输入到环路滤波器输入端;1bit quantizer module, which is used to receive the digital signal after compensation and modulation, generate feedback pulse, and output one signal to the digital filter module. At the same time, one signal is converted into an analog signal by DAC and input to the input terminal of the loop filter ;
数字滤波器模块,其用于接收补偿器与1bit量化器模块的混合输入。The digital filter module is used to receive the mixed input of the compensator and the 1bit quantizer module.
可选地,所述环路滤波器模块采用CIFF结构。Optionally, the loop filter module adopts a CIFF structure.
可选地,所述多位量化器模块采用12-bit及以上ADC。Optionally, the multi-bit quantizer module adopts 12-bit or above ADC.
可选地,所述数字补偿滤波模块通过降低采样数字输出信号中的一个或多个非线性失真分量,以提供能够达到符合接收器线性度要求的输出信号。Optionally, the digital compensation filtering module reduces one or more nonlinear distortion components in the sampled digital output signal to provide an output signal that meets the linearity requirement of the receiver.
可选地,所述数字脉宽调制模块将数字补偿调制模块输出的信号转换为线性度较高的脉冲信号。Optionally, the digital pulse width modulation module converts the signal output by the digital compensation modulation module into a pulse signal with higher linearity.
可选地,所述数字滤波器模块包括数字滤波器D1和数字滤波器D2,数字滤波器D1接收1位量化器的输出,数字滤波器D2接收补偿器与1bit量化量化器模块的混合输入,从而使系统输出更加线性化,并且去除1bit量化量化器模块的噪声,且能够检查不同噪声源带来的影响。Optionally, the digital filter module includes a digital filter D1 and a digital filter D2, the digital filter D1 receives the output of a 1-bit quantizer, and the digital filter D2 receives the mixed input of the compensator and the 1-bit quantization quantizer module, Therefore, the system output is more linearized, and the noise of the 1-bit quantization quantizer module is removed, and the influence of different noise sources can be checked.
与现有的技术相比,本发明具有如下有益效果:Compared with the prior art, the present invention has the following beneficial effects:
1、本发明所提供的双重量化结构的调制器减少了输出中的量化噪声,允许降低过采样率,从而提高了转换率。此外,由于注入多位系统的量化噪声小于注入单位系统的噪声,与量化器过载相关的稳定性问题也得到缓解,因此可以构造高阶稳定性单极调制器。1. The modulator of the double quantization structure provided by the present invention reduces the quantization noise in the output, allows the oversampling rate to be reduced, thereby increasing the conversion rate. Furthermore, since the quantization noise injected into a multi-bit system is smaller than that injected into a single-bit system, the stability issues associated with quantizer overloading are also alleviated, allowing the construction of high-order stable unipolar modulators.
2、本发明所提供的多位量化器及数字补偿调制模块在补偿信号失真的同时,进一步减少噪声成分,并使得线性调频和1位量化器可以在数字域中实现,这样,数字线性调频的参数可以灵活地适应传感器参数的变化,得到精确地控制,并与传感器参数完美地匹配。同时这使得本调制器中的更多部分可以在数字域中实现,更多的数字算法可以用于该结构,这使得惯性传感器系统更加通用、灵活和智能。2. The multi-bit quantizer and digital compensation modulation module provided by the present invention can further reduce noise components while compensating signal distortion, and make chirp and 1-bit quantizer can be realized in the digital domain, like this, the digital chirp Parameters can be flexibly adapted to changes in sensor parameters, precisely controlled, and perfectly matched to sensor parameters. At the same time, this enables more parts of the modulator to be implemented in the digital domain, and more digital algorithms can be used in the structure, which makes the inertial sensor system more versatile, flexible and intelligent.
附图说明Description of drawings
为了更清楚地说明本发明的技术方案,下面将对实施例描述中所需要使用的附图作简单地介绍,显而易见地,下面描述中的附图仅仅是本发明的一个实施例,对于本领域普通技术人员来说,在不付出创造性劳动的前提下,还可以根据这些附图获得其他的附图。In order to illustrate the technical solution of the present invention more clearly, the accompanying drawings that need to be used in the description of the embodiments will be briefly introduced below. Obviously, the accompanying drawings in the following description are only an embodiment of the present invention. Ordinary technicians can also obtain other drawings based on these drawings without paying creative work.
图1是根据本发明实施例的一种基于双重量化的sigma-delta调制器的结构示意图;Fig. 1 is the structural representation of a kind of sigma-delta modulator based on double quantization according to the embodiment of the present invention;
图2是根据本发明实施例的三阶环路滤波器电路图。FIG. 2 is a circuit diagram of a third-order loop filter according to an embodiment of the present invention.
具体实施方式Detailed ways
需要说明的是,本发明提供了一种基于双重量化的sigma-delta调制器。下面将参考附图并结合实施例来详细说明本申请。It should be noted that the present invention provides a sigma-delta modulator based on double quantization. The present application will be described in detail below with reference to the accompanying drawings and embodiments.
为了使本技术领域的人员更好地理解本申请方案,下面将结合本申请实施例中的附图,对本申请实施例中的技术方案进行清楚、完整地描述,显然,所描述的实施例仅仅是本申请一部分的实施例,而不是全部的实施例。基于本申请中的实施例,本领域普通技术人员在没有做出创造性劳动前提下所获得的所有其他实施例,都应当属于本申请保护的范围。In order to enable those skilled in the art to better understand the solution of the present application, the technical solution in the embodiment of the application will be clearly and completely described below in conjunction with the accompanying drawings in the embodiment of the application. Obviously, the described embodiment is only It is an embodiment of a part of the application, but not all of the embodiments. Based on the embodiments in this application, all other embodiments obtained by persons of ordinary skill in the art without creative efforts shall fall within the scope of protection of this application.
在本发明的描述中,若干的含义是一个或者多个,多个的含义是两个以上,大于、小于、超过等理解为不包括本数,以上、以下、以内等理解为包括本数。如果有描述到术语“第一”、“第二”、“第三”只是用于描述目的以及区分技术特征为目的,而不能理解为指示或暗示相对重要性或者隐含指明所指示的技术特征的数量或者隐含指明所指示的技术特征的先后关系。In the description of the present invention, several means one or more, and multiple means more than two. Greater than, less than, exceeding, etc. are understood as not including the original number, and above, below, within, etc. are understood as including the original number. If the terms "first", "second", and "third" are described, they are only used for the purpose of describing and distinguishing technical features, and cannot be understood as indicating or implying relative importance or implicitly indicating the indicated technical features The quantity or implicitly indicate the sequence relationship of the indicated technical features.
在本发明的描述中,需要说明的是,除非另有明确的规定和限定,术语“安装”、“相连”、“连接”、“设置”应做广义理解,例如,可以是固定连接,也可以是可拆卸连接,或一体地连接;可以是机械连接,也可以是电连接;可以是直接相连,也可以通过中间媒介间接相连,可以是两个元件内部的连通。对于本领域的普通技术人员而言,可以具体情况理解上述术语在本发明中的具体含义。下面根据本发明的整体结构,对其实施例进行说明。In the description of the present invention, it should be noted that unless otherwise specified and limited, the terms "installation", "connection", "connection" and "setting" should be understood in a broad sense, for example, it can be a fixed connection, or It can be a detachable connection or an integral connection; it can be a mechanical connection or an electrical connection; it can be a direct connection or an indirect connection through an intermediary, and it can be the internal communication of two components. Those of ordinary skill in the art can understand the specific meanings of the above terms in the present invention in specific situations. The embodiments of the present invention will be described below according to the overall structure of the present invention.
如图1所示,本发明所提供的一种基于双重量化的sigma-delta调制器,包括:环路滤波器模块、多位量化器模块、数字补偿滤波模块、数字脉宽调制模块(DPWM)、1bit量化器模块、数字滤波器模块。As shown in Figure 1, a sigma-delta modulator based on double quantization provided by the present invention includes: a loop filter module, a multi-bit quantizer module, a digital compensation filter module, and a digital pulse width modulation module (DPWM) , 1bit quantizer module, digital filter module.
环路滤波器模块用于对滤波后的外界模拟信号进行噪声整形。The loop filter module is used to perform noise shaping on the filtered external analog signal.
多位量化器模块用于对模拟信号进行多bit量化输出。The multi-bit quantizer module is used to perform multi-bit quantization output on the analog signal.
数字补偿滤波模块用于接收输入的多位数字信号,降低采样数字输出信号中的一个或多个非线性失真分量,以提供能够达到符合接收器线性度要求的输出信号,保持回路稳定性,并进一步滤除信号带宽外的噪声成分。The digital compensation filter module is used to receive the input multi-bit digital signal, reduce one or more nonlinear distortion components in the sampled digital output signal, so as to provide an output signal that can meet the linearity requirements of the receiver, maintain loop stability, and Noise components outside the signal bandwidth are further filtered out.
数字脉宽调制模块(DPWM)将数字补偿调制模块输出的信号转换为线性度较高的脉冲信号。The digital pulse width modulation module (DPWM) converts the signal output by the digital compensation modulation module into a pulse signal with high linearity.
1bit量化量化器模块用于接收经过补偿调制以后的数字信号,生成反馈脉冲,输出信号一路信号输入到数字滤波器D1,一路信号经过DAC转换为模拟信号输入到环路滤波器输入端。其中,DAC采用1bitDAC。The 1bit quantization quantizer module is used to receive the digital signal after compensation modulation and generate feedback pulses. One signal of the output signal is input to the digital filter D1, and one signal is converted into an analog signal by DAC and input to the input terminal of the loop filter. Among them, the DAC adopts 1bitDAC.
数字滤波器模块用于接收补偿器与1bit量化量化器模块的混合输入,从而使系统输出更加线性化,并且去除了1bit量化量化器模块的噪声,并能够检查不同噪声源带来的影响。The digital filter module is used to receive the mixed input of the compensator and the 1bit quantization quantizer module, so that the system output is more linear, and the noise of the 1bit quantization quantizer module is removed, and the influence of different noise sources can be checked.
上述的一种基于双重量化的sigma-delta调制器电路,通过对输入的模拟信号进行双重量化,大大提升了调制器的信噪比性能。The above-mentioned sigma-delta modulator circuit based on double quantization greatly improves the signal-to-noise ratio performance of the modulator by performing double quantization on the input analog signal.
作为一种可选的实施例,当传感器感应外部模拟信号,以电阻、电容或者其它形式呈现的模拟信号,转换为电压信号,输出给环路滤波器进行噪声整形,然后输出给多位量化器,多位量化器模块用于对模拟信号进行多bit量化输出,数字补偿调制模块对该信号进行数字补偿调制,以提供能够达到符合接收器线性度要求的输出信号,保持回路稳定性,并进一步滤除信号中的噪声,经补偿调制的数字信号输出给1bit量化器,该量化器接收经过补偿调制以后的数字信号后,生成反馈脉冲,输出信号一路信号经过DAC转换为模拟信号输入到环路滤波器输入端一路信号输入到数字滤波器,数字滤波器对1bit数字信号进行数字滤波,使系统输出更加线性化,并且不仅能去除1Bit量化器的噪声,还能检查不同噪声源带来的影响。As an optional embodiment, when the sensor senses an external analog signal, the analog signal presented in the form of resistance, capacitance or other forms is converted into a voltage signal, output to the loop filter for noise shaping, and then output to the multi-bit quantizer , the multi-bit quantizer module is used to perform multi-bit quantization output on the analog signal, and the digital compensation modulation module performs digital compensation modulation on the signal to provide an output signal that can meet the linearity requirements of the receiver, maintain loop stability, and further The noise in the signal is filtered out, and the compensated and modulated digital signal is output to a 1bit quantizer. After receiving the compensated and modulated digital signal, the quantizer generates a feedback pulse, and the output signal is converted into an analog signal by DAC and input to the loop. One signal at the input end of the filter is input to the digital filter, and the digital filter performs digital filtering on the 1bit digital signal to make the system output more linear, and can not only remove the noise of the 1Bit quantizer, but also check the influence of different noise sources .
本发明的系统性能由四个噪声源决定:本发明的传感器电路引起的电子噪声(E)、大质量块布朗运动引起的机械噪声力(B)以及量化噪声Q1和Q2。The system performance of the present invention is determined by four noise sources: electronic noise (E) caused by the sensor circuit of the present invention, mechanical noise forces (B) caused by Brownian motion of the massive mass, and quantization noise Q1 and Q2.
其中,传感器电路产生的电子噪声主要是热白噪声。如果传感器电路采用高频载波信号和高通滤波器,该噪声能得到有效抑制。Among them, the electronic noise generated by the sensor circuit is mainly thermal white noise. If the sensor circuit uses a high-frequency carrier signal and a high-pass filter, this noise can be effectively suppressed.
其中,多位量化器噪声Q1,当选择12位ADC或更高分辨率ADC时,ADC量化噪声远低于机械噪声和电子噪声。因此,其对系统分辨率的影响可以忽略。Among them, multi-bit quantizer noise Q1, when 12-bit ADC or higher resolution ADC is selected, ADC quantization noise is much lower than mechanical noise and electronic noise. Therefore, its impact on system resolution is negligible.
其中,1bit量化量化器模块采用1位量化器,1位量化器的噪声Q2,这是是SD2的性能限制器,因此,本发明的重点是使用数字滤波器D1和D2去除它。因为1位量化器工作在数字域,可以通过控制数字滤波器的一些参数,使得1位量化器的噪声得到有效抑制。Wherein, 1 bit quantization quantizer module adopts 1 bit quantizer, the noise Q2 of 1 bit quantizer, this is the performance limiter of SD2, therefore, the key point of the present invention is to use digital filter D1 and D2 to remove it. Because the 1-bit quantizer works in the digital domain, the noise of the 1-bit quantizer can be effectively suppressed by controlling some parameters of the digital filter.
通过以上方法,该发明不仅能够实现更高的动态范围和更好的信噪比,另外,增加的多位量化器及数字补偿调制模块在补偿信号失真的同时,进一步减少噪声成分,并使得线性调频和1位量化器可以在数字域中实现,这样,数字线性调频的参数可以灵活地适应传感器参数的变化,得到精确地控制,并与传感器参数完美地匹配。Through the above method, the invention can not only achieve higher dynamic range and better signal-to-noise ratio, but also, the added multi-bit quantizer and digital compensation modulation module can further reduce noise components while compensating signal distortion, and make linear The frequency modulation and 1-bit quantizer can be implemented in the digital domain, so that the parameters of the digital chirp can be flexibly adapted to changes in sensor parameters, precisely controlled, and perfectly matched to the sensor parameters.
图2是根据本发明实施例的环路滤波器电路图。如图2所示,环路滤波器模块采用CIFF结构(单环前馈型包括前馈求和积分器级联型),在该结构中包括三个非延迟积分器相连,输入信号以前馈的形式连接到每一级积分器的输入端,并且各级积分器的积分结果乘以不同的前馈系数后输出到下一级。FIG. 2 is a circuit diagram of a loop filter according to an embodiment of the present invention. As shown in Figure 2, the loop filter module adopts a CIFF structure (single-loop feedforward type includes feedforward summing integrator cascade type), in which three non-delayed integrators are connected, and the input signal is fed forward The form is connected to the input end of each level of integrator, and the integration results of each level of integrator are multiplied by different feedforward coefficients and output to the next level.
综上所述,本发明所提供的调制器采用三阶双重量化数字补偿调制的sigma-delta调制器架构,双重量化技术代表了设计∑ΔM(sigma-delta调制器)的另一种方法,这得益于多位量化器的误差减小、数字补偿调制以及单调制器中单比特量化器的固有线性。与三阶单量化架构∑ΔM相比,可以显著提升调制器性能,另外增加的多位量化器加数字补偿调制使得线性调频和1位量化器可以在数字域中实现,这样,数字线性调频的参数可以灵活地适应传感器参数的变化,得到精确地控制,并与传感器参数完美地匹配。In summary, the modulator provided by the present invention adopts the sigma-delta modulator architecture of third-order double quantization digital compensation modulation, and the double quantization technique represents another method for designing ΣΔM (sigma-delta modulator), which Benefit from the error reduction of multi-bit quantizers, digitally compensated modulation, and the inherent linearity of single-bit quantizers in a single modulator. Compared with the third-order single-quantization architecture ΣΔM, the performance of the modulator can be significantly improved. In addition, the addition of multi-bit quantizers plus digital compensation modulation enables linear FM and 1-bit quantizer to be implemented in the digital domain. In this way, the digital linear FM Parameters can be flexibly adapted to changes in sensor parameters, precisely controlled, and perfectly matched to sensor parameters.
以上所揭露的仅为本发明的具体实施方式,但本发明的保护范围并不局限于此,任何熟悉本技术领域的技术人员在本发明揭露的技术范围内,可轻易想到变化或变型,都应涵盖在本发明的保护范围之内。What is disclosed above is only a specific embodiment of the present invention, but the scope of protection of the present invention is not limited thereto. Anyone familiar with the technical field can easily think of changes or modifications within the technical scope disclosed in the present invention. Should be covered within the protection scope of the present invention.
Claims (6)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202310011421.3A CN116015309A (en) | 2023-01-05 | 2023-01-05 | A sigma-delta modulator based on double quantization |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202310011421.3A CN116015309A (en) | 2023-01-05 | 2023-01-05 | A sigma-delta modulator based on double quantization |
Publications (1)
Publication Number | Publication Date |
---|---|
CN116015309A true CN116015309A (en) | 2023-04-25 |
Family
ID=86020775
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202310011421.3A Pending CN116015309A (en) | 2023-01-05 | 2023-01-05 | A sigma-delta modulator based on double quantization |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN116015309A (en) |
-
2023
- 2023-01-05 CN CN202310011421.3A patent/CN116015309A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP6342071B2 (en) | High-precision flexible accelerometer | |
US7696913B2 (en) | Signal processing system using delta-sigma modulation having an internal stabilizer path with direct output-to-integrator connection | |
US7183957B1 (en) | Signal processing system with analog-to-digital converter using delta-sigma modulation having an internal stabilizer loop | |
TWI489789B (en) | Analog to digital converter | |
US9118342B2 (en) | Low power excess loop delay compensation technique for delta-sigma modulators | |
JP2010526496A (en) | A signal processing system using delta-sigma modulation with an internal ballast path with a direct output connection to the integrator circuit | |
US7522079B1 (en) | Sigma-delta modulator with DAC resolution less than ADC resolution and increased tolerance of non-ideal integrators | |
US4866442A (en) | Analog to digital converter employing delta-sigma modulation | |
KR102075448B1 (en) | Delta- sigma modulator | |
Oliaei et al. | Jitter effects in continuous-time/spl Sigma//spl Delta/modulators with delayed return-to-zero feedback | |
JPH0793581B2 (en) | Sigma Delta analog / digital converter | |
EP2452438A2 (en) | Delta-sigma-delta modulator | |
IL121586A (en) | Feed-forward bandpass delta-sigma converter with tunable center frequency | |
US20050068213A1 (en) | Digital compensation of excess delay in continuous time sigma delta modulators | |
CN102386929B (en) | Sigma-Delta modulator and Sigma-Delta analog to digital converter comprising same | |
KR20050086704A (en) | Pulse width-modulated noise shaper | |
KR102583962B1 (en) | Continuous delta-sigma modulator for supporting multi mode | |
US20110037633A1 (en) | Delta sigma-type a/d converter | |
US20080143567A1 (en) | Analog digital converter (adc) having improved stability and signal to noise ratio (snr) | |
US11121718B1 (en) | Multi-stage sigma-delta analog-to-digital converter with dither | |
US9871533B2 (en) | Hybrid digital/analog noise shaping in the sigma-delta conversion | |
CN116015309A (en) | A sigma-delta modulator based on double quantization | |
KR102118288B1 (en) | A sigma-delta modulator for reducing clock-jitter and operation method thereof | |
WO2014065408A1 (en) | Converter | |
Kwon et al. | Op-amp swing reduction in sigma-delta modulators |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination |