CN115934449B - Register verification method, device and equipment - Google Patents
Register verification method, device and equipment Download PDFInfo
- Publication number
- CN115934449B CN115934449B CN202310079471.5A CN202310079471A CN115934449B CN 115934449 B CN115934449 B CN 115934449B CN 202310079471 A CN202310079471 A CN 202310079471A CN 115934449 B CN115934449 B CN 115934449B
- Authority
- CN
- China
- Prior art keywords
- register
- external
- configuration data
- checked
- check value
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000012795 verification Methods 0.000 title claims abstract description 52
- 238000000034 method Methods 0.000 title claims abstract description 47
- 238000012545 processing Methods 0.000 claims abstract description 44
- 125000004122 cyclic group Chemical group 0.000 claims abstract description 28
- 238000001914 filtration Methods 0.000 claims description 15
- 238000004364 calculation method Methods 0.000 claims description 6
- 238000004590 computer program Methods 0.000 claims description 3
- 238000012544 monitoring process Methods 0.000 abstract description 3
- 230000002093 peripheral effect Effects 0.000 description 10
- 238000012986 modification Methods 0.000 description 6
- 230000004048 modification Effects 0.000 description 6
- 230000006870 function Effects 0.000 description 5
- 230000008569 process Effects 0.000 description 5
- 239000000243 solution Substances 0.000 description 4
- 230000002159 abnormal effect Effects 0.000 description 3
- 230000005540 biological transmission Effects 0.000 description 3
- 230000008859 change Effects 0.000 description 3
- 230000008878 coupling Effects 0.000 description 3
- 238000010168 coupling process Methods 0.000 description 3
- 238000005859 coupling reaction Methods 0.000 description 3
- 238000013461 design Methods 0.000 description 3
- 230000006978 adaptation Effects 0.000 description 2
- 238000004891 communication Methods 0.000 description 2
- 238000000354 decomposition reaction Methods 0.000 description 2
- 238000001514 detection method Methods 0.000 description 2
- 238000003745 diagnosis Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 238000013507 mapping Methods 0.000 description 2
- 230000000737 periodic effect Effects 0.000 description 2
- 230000006798 recombination Effects 0.000 description 2
- 238000005215 recombination Methods 0.000 description 2
- 230000004044 response Effects 0.000 description 2
- 238000004092 self-diagnosis Methods 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 1
- 238000004422 calculation algorithm Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 238000002347 injection Methods 0.000 description 1
- 239000007924 injection Substances 0.000 description 1
- 230000010354 integration Effects 0.000 description 1
- 230000007246 mechanism Effects 0.000 description 1
- 238000013508 migration Methods 0.000 description 1
- 230000005012 migration Effects 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 239000004575 stone Substances 0.000 description 1
Images
Classifications
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Landscapes
- Techniques For Improving Reliability Of Storages (AREA)
Abstract
The invention provides a register checking method, device and equipment, and relates to the technical field of automobiles. The method comprises the following steps: acquiring configuration data of an external register to be checked currently; performing cyclic shift check processing on the configuration data to obtain a real-time check value of an external register; comparing the real-time check value with an initial check value stored by a storage module to obtain a comparison result; and sending an interrupt signal to the central processing unit according to the comparison result. The scheme of the invention realizes the real-time monitoring and the quick verification of the external register.
Description
Technical Field
The invention relates to the technical field of automobiles, in particular to a register checking method, a register checking device and register checking equipment.
Background
In the current automobile electronic design flow, special attention is paid to the functional safety design of the system, the ISO26262 standard needs to be met, so that products meet different functional safety level requirements, a configuration register in the chip is a basic stone for the chip, particularly an MCU (micro control unit) for the chip to normally operate, various peripheral modules are arranged in the MCU, and a user can not change after initializing and configuring each module until certain working modes are actively changed. In addition, external electromagnetic interference from outside the chip may affect the operation state of the internal circuit, and cause unexpected modification of the internal configuration register; since the hardware is randomly failed or the MCU runs the abnormal operation of the software, the unexpected change of the internal configuration registers can be caused, and the unexpected change of the internal configuration registers can further cause the abnormal operation of the peripheral, so that the functional safety target is violated. In order to reduce unexpected modification, a register lock step is generally designed in the chip, and some unexpected modification can be well reduced by a locking method, but the requirement of a higher functional safety level cannot be met only by the method, as before, unexpected modification can still be caused due to abnormal working conditions outside or inside the chip or occurrence of random faults of hardware, so that the functional safety target is violated, and the potential failure rate of the system cannot reach the requirement of ASIL-D (highest level of the safety level of an automobile). To overcome this situation, a real-time running checking mechanism is needed to scan all configuration registers continuously or periodically, and to notify the functional security management unit of the chip in time once unexpected changes occur.
Disclosure of Invention
The invention aims to provide a method, a device and equipment for checking a register. Real-time monitoring and quick verification of an external register are realized.
In order to solve the technical problems, the technical scheme of the invention is as follows:
the embodiment of the invention provides a register checking method, which comprises the following steps:
acquiring configuration data of an external register to be checked currently;
performing cyclic shift check processing on the configuration data to obtain a real-time check value of an external register;
comparing the real-time check value with an initial check value stored by a storage module to obtain a comparison result;
and sending an interrupt signal to the central processing unit according to the comparison result.
Optionally, obtaining configuration data of an external register that needs to be checked currently includes:
and acquiring configuration data of an external register which is currently required to be checked through a storage access controller.
Optionally, the obtaining, by the storage access controller, configuration data of an external register that needs to be checked currently includes:
and periodically acquiring the configuration data of the external register which is required to be checked currently through the memory access controller according to the timing period set by the timer unit.
Optionally, performing cyclic shift check processing on the configuration data to obtain a real-time check value of an external register, including:
and performing address cyclic shift on the configuration data by a preset bit according to an address offset rule to obtain a real-time check value of an external register.
Optionally, the initial check value stored by the storage module is obtained through the following processes:
when a storage access controller is started, acquiring configuration data of at least two external registers through the storage access controller;
filtering the external registers which do not need to be checked in the at least two external registers through an address mask module to obtain the external registers which need to be checked;
and performing address cyclic shift on configuration data of the external register to be checked by a preset bit according to an address offset rule to obtain an initial check value of the external register to be checked.
Optionally, filtering, by the address mask module, a register that does not need to be checked out of the at least two external registers to obtain an external register that needs to be checked, including:
performing mask calculation on the addresses of the at least two external registers through an address mask module respectively to obtain a plurality of mask addresses;
and filtering the register with the mask address not in the preset address range to obtain an external register to be checked.
Optionally, sending an interrupt signal to the central processing unit according to the comparison result, including:
if the comparison result indicates that the verification is passed, a first interrupt signal after the verification is completed is sent to a central processing unit;
and if the comparison result shows that the verification fails, sending a second interrupt signal of the verification failure to the central processing unit.
The embodiment of the invention also provides a device for checking the register, which comprises:
the verification module is used for acquiring configuration data of an external register to be verified currently; performing cyclic shift check processing on the configuration data to obtain a real-time check value of an external register;
the verification comparison module is used for comparing the real-time verification value with the initial verification value stored by the storage module to obtain a comparison result; and sending a control signal to the central processing unit according to the comparison result.
Embodiments of the present invention also provide a computing device comprising: a processor, a memory storing a computer program which, when executed by the processor, performs a method of checking a register as described above.
Embodiments of the present invention also provide a computer-readable storage medium storing instructions that, when executed on a computer, cause the computer to perform a method of checking a register as described above.
The scheme of the invention at least comprises the following beneficial effects:
the checking method of the register comprises the following steps: acquiring configuration data of an external register to be checked currently; performing cyclic shift check processing on the configuration data to obtain a real-time check value of an external register; comparing the real-time check value with an initial check value stored by a storage module to obtain a comparison result; and sending an interrupt signal to the central processing unit according to the comparison result. Real-time monitoring and quick verification of an external register are realized.
Drawings
FIG. 1 is a flow chart of a method for checking registers according to the present invention.
FIG. 2 is a schematic diagram of a register verification device according to the present invention.
Detailed Description
Exemplary embodiments of the present disclosure will be described in more detail below with reference to the accompanying drawings. While exemplary embodiments of the present disclosure are shown in the drawings, it should be understood that the present disclosure may be embodied in various forms and should not be limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the disclosure to those skilled in the art.
As shown in fig. 1, an embodiment of the present invention proposes a method for checking a register, including:
and step 14, sending an interrupt signal to the central processing unit according to the comparison result.
In an alternative embodiment of the present invention, step 11 may include:
and acquiring configuration data of an external register which is currently required to be checked through a storage access controller.
In this embodiment, when the memory access controller is used, it needs to set mapping and data moving paths of each channel of the memory access controller, and each channel can be configured with an external configuration register; when the method is used, firstly, the storage access controller acquires configuration data of an external register through a peripheral bus of the external register, and then carries out cyclic shift check processing on the configuration data, so that a real-time check value of the external register is obtained; and comparing the real-time check value with the initial check value stored by the storage module to obtain a comparison result, sending an interrupt signal to the central processing unit according to the comparison result, and judging whether the configuration data of the external register is changed or not by the central processing unit according to the received interrupt signal. By the method, the configuration data of the external register can be monitored in real time, and an alarm can be sent out at the first time when the configuration data of the external register is changed.
In an alternative embodiment of the present invention, obtaining, by a memory access controller, configuration data of an external register that currently needs to be checked includes:
and periodically acquiring the configuration data of the external register which is required to be checked currently through the memory access controller according to the timing period set by the timer unit.
In this embodiment, the timer unit is used to control the opening and closing of the storage access controller, so that the storage access controller can periodically obtain configuration data of an external register to be checked currently, thereby realizing periodic checking of the external register, and by setting different checking periods, different system performance requirements can be satisfied.
In an alternative embodiment of the present invention, step 12 may include:
and performing address cyclic shift on the configuration data by a preset bit according to an address offset rule to obtain a real-time check value of an external register.
In this embodiment, according to an address offset rule, the configuration data is subjected to an address cyclic shift by a preset bit to obtain a real-time check value of an external register, where the cyclic shift refers to shifting the last n bits (n is greater than 1 and is a positive integer) of the acquired address data to the forefront end of the address data.
The specific process is that a data X is firstly shifted right (32-n) bit and left into n bit 0 to obtain a temporary value X > > (32-n), then X is shifted left n bit and right into 0 to obtain another temporary value X < < n, and the final result Y is obtained by carrying out OR operation on two temporary values: y= (X > > (32-n))| (X < < n).
In an alternative embodiment of the present invention, the initial check value stored by the storage module is obtained by:
step 21, when a storage access controller is started, acquiring configuration data of at least two external registers through the storage access controller;
step 22, filtering registers which do not need to be checked in the at least two external registers through an address mask module to obtain external registers which need to be checked;
and step 23, performing address cyclic shift on configuration data of the external register to be checked by a preset bit according to an address offset rule to obtain an initial check value of the external register to be checked.
In this embodiment, after the external register is configured, the storage access controller is used to obtain initial configuration data of the external register through a peripheral bus of the external register, and perform cyclic shift check processing on the initial data to obtain an initial check value, and then store the initial check value into the storage module.
In an alternative embodiment of the present invention, step 22 may include:
step 221, performing mask calculation on the addresses of the at least two external registers through an address mask module to obtain a plurality of mask addresses;
step 222, filtering the registers whose mask addresses are not in the preset address range to obtain the external registers to be checked.
In this embodiment, the obtaining a plurality of masks refers to obtaining a preset mask value of a register by searching a Ha Xisan list through a register address. For example: the register of address 0x40008000 address stores 0x50500E0E, the output mask value is 0xFFFFF0FF by inquiring the hash table through the address, and the input value 0x5050000E for checking calculation is obtained by logical AND operation of the mask value and the register value.
In an alternative embodiment of the present invention, step 14 may include:
step 141, if the comparison result indicates that the verification is passed, sending a first interrupt signal after the verification is completed to the central processing unit;
and 142, if the comparison result indicates that the verification fails, sending a second interrupt signal of the verification failure to the central processing unit.
In this embodiment, the central processing unit is configured to mainly receive an interrupt signal, determine whether configuration data of the external register is changed according to the received interrupt signal, and when the interrupt signal is received, indicate that an initial check value and a real-time check value of the external register are the same, that is, the configuration data of the external register is not changed, and when the interrupt signal is received, indicate that the initial check value and the real-time check value of the external register are different, that is, the configuration data of the external register is changed.
In an alternative embodiment of the present invention, when the external register needs to be reconfigured, that is, the initial configuration data of the external register needs to be changed, an enable signal is sent through the central processing unit, the storage access controller stops acquiring the configuration data of the external register through the enable signal, then a failure signal is sent through the central processing unit, the initial check value in the storage module is disabled through the failure signal, then the external register is reconfigured, after the reconfiguration of the external register is completed, the storage access controller is controlled to start acquiring the initial configuration data of the new external register through the enable signal again, and the new initial data is subjected to cyclic shift check processing to acquire a new initial check value, and then the new initial check value is stored in the storage module.
In an alternative embodiment, the method for checking the register further includes: the self-diagnosis detection of each checking module is specifically realized by changing a configuration register in the checking module through a fault injection method, and then checking whether the functions of the checking module are normal or not, so that the diagnosis coverage rate is improved.
The method for checking the register comprises the steps of 1, performing cyclic shift checking treatment on the configuration data, so that the cost of software and chip resources can be reduced; 2. comparing the real-time check value with an initial check value stored by a storage module to obtain a comparison result, and reducing the fault response time of the system in an online periodic mode; 3. the system fault response time can be effectively reduced by the way of sending an interrupt after the verification is completed and the verification fails; 4. the multi-channel memory access controller can realize a high-speed transmission function, and can rapidly transmit the configuration data acquired from the peripheral registers to the address mask module for processing, so that the required check data can be rapidly acquired, the burden of a central processing unit is greatly reduced, and the data transmission efficiency is improved; 5. the address offset configuration and address filtering functions of the peripheral register can efficiently realize the offset of the address required by the memory access controller, filter the address segment which does not need to participate in calculation, greatly reduce the time of data transmission and improve the data throughput rate; 6. the time of verification can be shortened to be within 10ms through the timing period set by the timer unit, so that the on-line verification efficiency is very high, and different verification periods can be suitable for different system performance requirements; 7. the potential failure rate of the system can be effectively reduced and the diagnosis coverage rate can be improved through the self-diagnosis detection of each verification module; 8. the hardware functional modules can be integrated into one module, so that the simplification of an external interface can be realized, the verification module has the characteristics of high integration level and convenient use, and the complexity of system software can be effectively reduced.
As shown in fig. 2, an embodiment of the present invention further provides a device for checking a register, including:
the verification module is used for acquiring configuration data of an external register to be verified currently; performing cyclic shift check processing on the configuration data to obtain a real-time check value of an external register;
the verification comparison module is used for comparing the real-time verification value with the initial verification value stored by the storage module to obtain a comparison result; and sending a control signal to the central processing unit according to the comparison result.
Optionally, obtaining configuration data of an external register that needs to be checked currently includes:
and acquiring configuration data of an external register which is currently required to be checked through a storage access controller.
Optionally, the obtaining, by the storage access controller, configuration data of an external register that needs to be checked currently includes:
and periodically acquiring the configuration data of the external register which is required to be checked currently through the memory access controller according to the timing period set by the timer unit.
Optionally, performing cyclic shift check processing on the configuration data to obtain a real-time check value of an external register, including:
and performing address cyclic shift on the configuration data by a preset bit according to an address offset rule to obtain a real-time check value of an external register.
Optionally, the initial check value stored by the storage module is obtained through the following processes:
when a storage access controller is started, acquiring configuration data of at least two external registers through the storage access controller;
filtering the external registers which do not need to be checked in the at least two external registers through an address mask module to obtain the external registers which need to be checked;
and performing address cyclic shift on configuration data of the external register to be checked by a preset bit according to an address offset rule to obtain an initial check value of the external register to be checked.
Optionally, filtering, by the address mask module, a register that does not need to be checked out of the at least two external registers to obtain an external register that needs to be checked, including:
performing mask calculation on the addresses of the at least two external registers through an address mask module respectively to obtain a plurality of mask addresses;
and filtering the register with the mask address not in the preset address range to obtain an external register to be checked.
Optionally, sending an interrupt signal to the central processing unit according to the comparison result, including:
if the comparison result indicates that the verification is passed, a first interrupt signal after the verification is completed is sent to a central processing unit;
and if the comparison result shows that the verification fails, sending a second interrupt signal of the verification failure to the central processing unit.
The specific working flow of the register checking device provided by the invention is as follows: firstly, initializing a verification module, wherein the content of initializing the verification module is that a data acquisition period, namely a verification period, is set through a timer unit; setting each channel mapping and data migration path of the storage access controller; each channel can be configured with all configuration registers of one peripheral; the number of channels of the verification module is the number of peripheral registers capable of being connected and transmitted; setting the content of a peripheral register or an address filtering rule; the method comprises the steps of setting whether interrupt triggering is performed or not after verification is finished, sending an enabling signal through the central processing unit, enabling the storage access controller to acquire initial configuration data of an external register through a peripheral bus of the external register, filtering the initial configuration data through an address mask module to acquire required initial configuration data, performing cyclic shift verification on the initial data to acquire an initial verification value, storing the initial verification value into a storage module, controlling the storage access controller to acquire real-time configuration data of the external register through a period set by a timer unit, and performing cyclic shift verification on the real-time configuration data of the external register to acquire the real-time verification value of the external register; and comparing the real-time check value with the initial check value stored by the storage module to obtain a comparison result, sending an interrupt signal to the central processing unit according to the comparison result, and judging whether the configuration data of the external register is changed or not by the central processing unit according to the received interrupt signal.
It should be noted that, the device is a device corresponding to the register verification method, and all implementation manners in the method are applicable to the embodiment of the device, so that the same technical effects can be achieved.
Embodiments of the present invention also provide a computing device comprising: a processor, a memory storing a computer program which, when executed by the processor, performs a method of checking a register as described above.
Embodiments of the present invention also provide a computer-readable storage medium storing instructions that, when executed on a computer, cause the computer to perform a method of checking a register as described above. All the implementation manners in the above method embodiments are applicable to the embodiment, and the same technical effects can be achieved.
Those of ordinary skill in the art will appreciate that the various illustrative elements and algorithm steps described in connection with the embodiments disclosed herein may be implemented as electronic hardware, or combinations of computer software and electronic hardware. Whether such functionality is implemented as hardware or software depends upon the particular application and design constraints imposed on the solution. Skilled artisans may implement the described functionality in varying ways for each particular application, but such implementation decisions should not be interpreted as causing a departure from the scope of the present invention.
It will be clear to those skilled in the art that, for convenience and brevity of description, specific working procedures of the above-described systems, apparatuses and units may refer to corresponding procedures in the foregoing method embodiments, and are not repeated herein.
In the embodiments provided in the present invention, it should be understood that the disclosed apparatus and method may be implemented in other manners. For example, the apparatus embodiments described above are merely illustrative, e.g., the division of the units is merely a logical function division, and there may be additional divisions when actually implemented, e.g., multiple units or components may be combined or integrated into another system, or some features may be omitted or not performed. Alternatively, the coupling or direct coupling or communication connection shown or discussed with each other may be an indirect coupling or communication connection via some interfaces, devices or units, which may be in electrical, mechanical or other form.
The units described as separate units may or may not be physically separate, and units shown as units may or may not be physical units, may be located in one place, or may be distributed on a plurality of network units. Some or all of the units may be selected according to actual needs to achieve the purpose of the solution of this embodiment.
In addition, each functional unit in the embodiments of the present invention may be integrated in one processing unit, or each unit may exist alone physically, or two or more units may be integrated in one unit.
The functions, if implemented in the form of software functional units and sold or used as a stand-alone product, may be stored in a computer-readable storage medium. Based on this understanding, the technical solution of the present invention may be embodied essentially or in a part contributing to the prior art or in a part of the technical solution, in the form of a software product stored in a storage medium, comprising several instructions for causing a computer device (which may be a personal computer, a server, a network device, etc.) to perform all or part of the steps of the method according to the embodiments of the present invention. And the aforementioned storage medium includes: a usb disk, a removable hard disk, a ROM, a RAM, a magnetic disk, or an optical disk, etc.
Furthermore, it should be noted that in the apparatus and method of the present invention, it is apparent that the components or steps may be disassembled and/or assembled. Such decomposition and/or recombination should be considered as equivalent aspects of the present invention. Also, the steps of performing the series of processes described above may naturally be performed in chronological order in the order of description, but are not necessarily performed in chronological order, and some steps may be performed in parallel or independently of each other. It will be appreciated by those of ordinary skill in the art that all or any of the steps or components of the methods and apparatus of the present invention may be implemented in hardware, firmware, software, or a combination thereof in any computing device (including processors, storage media, etc.) or network of computing devices, as would be apparent to one of ordinary skill in the art after reading this description of the invention.
The object of the invention can thus also be achieved by running a program or a set of programs on any computing device. The computing device may be a well-known general purpose device. The object of the invention can thus also be achieved by merely providing a program product containing program code for implementing said method or apparatus. That is, such a program product also constitutes the present invention, and a storage medium storing such a program product also constitutes the present invention. It is apparent that the storage medium may be any known storage medium or any storage medium developed in the future. It should also be noted that in the apparatus and method of the present invention, it is apparent that the components or steps may be disassembled and/or assembled. Such decomposition and/or recombination should be considered as equivalent aspects of the present invention. The steps of executing the series of processes may naturally be executed in chronological order in the order described, but are not necessarily executed in chronological order. Some steps may be performed in parallel or independently of each other.
While the foregoing is directed to the preferred embodiments of the present invention, it will be appreciated by those skilled in the art that various modifications and adaptations can be made without departing from the principles of the present invention, and such modifications and adaptations are intended to be comprehended within the scope of the present invention.
Claims (9)
1. A method for checking a register, comprising:
acquiring configuration data of an external register to be checked currently;
performing cyclic shift check processing on the configuration data to obtain a real-time check value of an external register;
comparing the real-time check value with an initial check value stored by a storage module to obtain a comparison result;
sending an interrupt signal to a central processing unit according to the comparison result;
the initial check value stored by the storage module is obtained through the following steps:
when a storage access controller is started, acquiring configuration data of at least two external registers through the storage access controller;
filtering the external registers which do not need to be checked in the at least two external registers through an address mask module to obtain the external registers which need to be checked;
and performing address cyclic shift on configuration data of the external register to be checked by a preset bit according to an address offset rule to obtain an initial check value of the external register to be checked.
2. The method for checking a register according to claim 1, wherein obtaining configuration data of an external register currently to be checked comprises:
and acquiring configuration data of an external register which is currently required to be checked through a storage access controller.
3. The method for checking a register according to claim 2, wherein the step of acquiring configuration data of an external register currently required to be checked by the memory access controller comprises:
and periodically acquiring the configuration data of the external register which is required to be checked currently through the memory access controller according to the timing period set by the timer unit.
4. The method for checking a register according to claim 1, wherein performing cyclic shift checking processing on the configuration data to obtain a real-time check value of an external register, comprises:
and performing address cyclic shift on the configuration data by a preset bit according to an address offset rule to obtain a real-time check value of an external register.
5. The method for checking registers according to claim 1, wherein filtering, by the address mask module, registers of the at least two external registers that do not need to be checked to obtain external registers that need to be checked, comprises:
performing mask calculation on the addresses of the at least two external registers through an address mask module respectively to obtain a plurality of mask addresses;
and filtering the register with the mask address not in the preset address range to obtain an external register to be checked.
6. The method for checking a register according to claim 1, wherein transmitting an interrupt signal to a central processing unit according to the comparison result comprises:
if the comparison result indicates that the verification is passed, a first interrupt signal after the verification is completed is sent to a central processing unit;
and if the comparison result shows that the verification fails, sending a second interrupt signal of the verification failure to the central processing unit.
7. A register checking apparatus, comprising:
the verification module is used for acquiring configuration data of an external register to be verified currently; performing cyclic shift check processing on the configuration data to obtain a real-time check value of an external register;
the verification comparison module is used for comparing the real-time verification value with the initial verification value stored by the storage module to obtain a comparison result; sending a control signal to a central processing unit according to the comparison result; the initial check value stored by the storage module is obtained through the following steps: when a storage access controller is started, acquiring configuration data of at least two external registers through the storage access controller; filtering the external registers which do not need to be checked in the at least two external registers through an address mask module to obtain the external registers which need to be checked; and performing address cyclic shift on configuration data of the external register to be checked by a preset bit according to an address offset rule to obtain an initial check value of the external register to be checked.
8. A computing device, comprising: a processor, a memory storing a computer program which, when executed by the processor, performs the method of any one of claims 1 to 6.
9. A computer readable storage medium storing instructions which, when run on a computer, cause the computer to perform the method of any one of claims 1 to 6.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202310079471.5A CN115934449B (en) | 2023-02-08 | 2023-02-08 | Register verification method, device and equipment |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202310079471.5A CN115934449B (en) | 2023-02-08 | 2023-02-08 | Register verification method, device and equipment |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN115934449A CN115934449A (en) | 2023-04-07 |
| CN115934449B true CN115934449B (en) | 2023-06-02 |
Family
ID=85829548
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202310079471.5A Active CN115934449B (en) | 2023-02-08 | 2023-02-08 | Register verification method, device and equipment |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN115934449B (en) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN117992126B (en) * | 2024-04-07 | 2024-06-25 | 西安羚控电子科技有限公司 | Processor cooperative work method and system based on software lockstep |
Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101036125A (en) * | 2004-04-30 | 2007-09-12 | 飞思卡尔半导体公司 | Masking within a data processing system having applicability for a development interface |
| CN102790622A (en) * | 2011-05-19 | 2012-11-21 | 中兴通讯股份有限公司 | Constructing method and device of low density parity check (LDPC) code check matrix |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0293734A (en) * | 1988-09-30 | 1990-04-04 | Hitachi Ltd | Error detection method in information processing equipment |
| JP2665111B2 (en) * | 1992-06-18 | 1997-10-22 | 日本電気株式会社 | Vector processing equipment |
| US6191614B1 (en) * | 1999-04-05 | 2001-02-20 | Xilinx, Inc. | FPGA configuration circuit including bus-based CRC register |
| US7415654B2 (en) * | 2004-06-23 | 2008-08-19 | Broadcom Corporation | Data integrity checking |
| CN106294044B (en) * | 2016-08-09 | 2019-05-03 | 上海东软载波微电子有限公司 | The checking circuit and chip of chip internal register |
| EP3373178B1 (en) * | 2017-03-08 | 2024-09-18 | Secure-IC SAS | Comparison of execution context data signatures with references |
-
2023
- 2023-02-08 CN CN202310079471.5A patent/CN115934449B/en active Active
Patent Citations (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN101036125A (en) * | 2004-04-30 | 2007-09-12 | 飞思卡尔半导体公司 | Masking within a data processing system having applicability for a development interface |
| CN102790622A (en) * | 2011-05-19 | 2012-11-21 | 中兴通讯股份有限公司 | Constructing method and device of low density parity check (LDPC) code check matrix |
Also Published As
| Publication number | Publication date |
|---|---|
| CN115934449A (en) | 2023-04-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN113258546B (en) | Chip-level software and hardware cooperative relay protection device | |
| US10868817B2 (en) | Systems and methods for neutralizing masquerading attacks in vehicle control systems | |
| DE102010010198B4 (en) | System and method for testing a module | |
| US20180227306A1 (en) | Security gateway module for on-board diagnostics port of a vehicle | |
| DE102019129275A1 (en) | Method, circuit and integrated circuit for transferring data and a data test field | |
| US10764149B2 (en) | Cyber-physical system evaluation | |
| CN101632262A (en) | Node of a distributed communication system, node and monitoring device coupled to such communication system | |
| US20090290485A1 (en) | Distributed communication system and corresponding communication method | |
| CN115766526B (en) | Switch physical layer chip testing method, device and electronic equipment | |
| CN115934449B (en) | Register verification method, device and equipment | |
| CN110415850B (en) | Design method for reducing misoperation rate of reactor protection system | |
| EP3977682A1 (en) | Error detection test device for a subscriber station of a serial bus system, and method for testing mechanisms for detecting errors in a communication in a serial bus system | |
| DE102013227165A1 (en) | Monitoring device for monitoring a circuit | |
| JP7296555B2 (en) | Anomaly detection device, anomaly detection method and program | |
| EP4003673A1 (en) | Systems and methods for safety-enabled control | |
| US10838795B2 (en) | Monitoring circuit with a signature watchdog | |
| Pohren et al. | An analysis of the impact of transient faults on the performance of the CAN-FD protocol | |
| CA2551433C (en) | Sending device, receiving device, communication control device, communication system, and communication control method | |
| Ouyang et al. | Microcontroller design based on dynamic heterogeneous redundancy architecture | |
| DE102013020522A1 (en) | Communication system, test device and device for testing fault-detecting security mechanisms of a communication subscriber | |
| US20190034264A1 (en) | Logging errors in error handling devices in a system | |
| CN113271223A (en) | Unified communication management method for charging module and terminal equipment | |
| CN109525363B (en) | Data transmission method and device | |
| CN108062033B (en) | Industrial protocol automatic simulation test system and method based on Linux system | |
| Dehbashi et al. | Fault effects in flexray-based networks with hybrid topology |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |