[go: up one dir, main page]

CN115903401B - Super-resolution pattern implementation method and device based on etching and double lithography - Google Patents

Super-resolution pattern implementation method and device based on etching and double lithography Download PDF

Info

Publication number
CN115903401B
CN115903401B CN202211653660.0A CN202211653660A CN115903401B CN 115903401 B CN115903401 B CN 115903401B CN 202211653660 A CN202211653660 A CN 202211653660A CN 115903401 B CN115903401 B CN 115903401B
Authority
CN
China
Prior art keywords
substrate
pattern
etching
photoresist
optical mask
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202211653660.0A
Other languages
Chinese (zh)
Other versions
CN115903401A (en
Inventor
余巨峰
王百钱
杨荣
余明斌
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shanghai Mingkun Semiconductor Co ltd
Original Assignee
Shanghai Mingkun Semiconductor Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shanghai Mingkun Semiconductor Co ltd filed Critical Shanghai Mingkun Semiconductor Co ltd
Priority to CN202211653660.0A priority Critical patent/CN115903401B/en
Publication of CN115903401A publication Critical patent/CN115903401A/en
Application granted granted Critical
Publication of CN115903401B publication Critical patent/CN115903401B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02PCLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50Manufacturing or production processes characterised by the final manufactured product

Landscapes

  • Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
  • Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)

Abstract

The invention discloses a super-resolution pattern realization method and device based on etching and double lithography, wherein the method comprises the following steps: first photoetching: coating positive photoresist or negative photoresist on a substrate, exposing the substrate based on a first optical mask, and developing to form a first pattern; etching: etching the photoresist of the first pattern to refine the line width in the first pattern; and (3) performing secondary photoetching: coating non-photosensitive photoresist or negative photoresist on the etched substrate, and directly exposing the substrate, or exposing the substrate by using a second optical mask, wherein the second optical mask comprises an optical mask partially exposing or completely exposing the pattern formed by the first photoetching; and developing the substrate, and thermally baking and curing to obtain the final super-resolution pattern. The invention can simply and quickly realize the pattern exceeding the resolution of the photoetching machine.

Description

Super-resolution pattern implementation method and device based on etching and double lithography
Technical Field
The invention relates to the technical field of semiconductor manufacturing, in particular to a super-resolution pattern realization method and device based on etching and double lithography.
Background
Currently, the resolution of the photolithography machine in the semiconductor manufacturing process has a corresponding limit, for example, 200nm, and when the pattern required by the process is a line width or a hole below 200nm, the photolithography machine cannot well expose the pattern, and more double exposure is used in this time. However, the existing self-aligned double exposure process steps include photolithography, deposition, etching and other process steps, which are relatively complicated and have high requirements on equipment, for example, the invention patent application No. 202110728156.1 discloses a manufacturing method and device for improving the inclination of a side wall of the self-aligned double exposure process, the invention patent application No. 201610596339.1 discloses a method for self-aligned double exposure development process and a semiconductor device, and the two patent documents are improvement and innovation for some problems of manufacturing super-resolution line width or hole pattern by the self-aligned double exposure process, but the process is still complicated.
Disclosure of Invention
In order to solve the problems, the invention provides a super-resolution pattern realization method and device based on etching and double lithography, which can simply and quickly realize patterns exceeding the resolution of a photoetching machine by using processes such as etching, double lithography and the like.
The technical scheme adopted by the invention is as follows:
a super-resolution pattern implementation method based on etching and double lithography comprises the following steps:
first photoetching: coating positive photoresist or negative photoresist on a substrate, exposing the substrate based on a first optical mask, and developing to form a first pattern;
etching: etching the photoresist of the first pattern to refine the line width in the first pattern;
and (3) performing secondary photoetching: coating non-photosensitive photoresist or negative photoresist on the etched substrate, and directly exposing the substrate, or exposing the substrate by using a second optical mask, wherein the second optical mask comprises an optical mask partially exposing or completely exposing the pattern formed by the first photoetching; and developing the substrate, and thermally baking and curing to obtain the final super-resolution pattern.
Further, the method for etching the photoresist of the first pattern comprises dry etching and wet etching.
Further, when the substrate is subjected to dry etching, the gas used includes a mixed gas including oxygen or hydrogen.
Further, when wet etching is performed on the substrate, the chemical liquid used includes TMAH, that is, tetramethylammonium hydroxide.
Further, in the second lithography, if the negative photoresist is coated on the substrate after the first lithography, a third optical mask can be used to expose the substrate, where the third optical mask includes an optical mask that exposes the first pattern formed by the first lithography partially or completely and forms a second pattern in other areas.
Further, in the second lithography, the thickness of the non-photosensitive photoresist or the negative photoresist coated on the substrate after the first lithography does not exceed the thickness of the photoresist after the first lithography.
Further, the non-photosensitive photoresist is not affected by photolithography and developer.
Further, the non-photosensitive photoresist includes an ARC material, i.e., an anti-reflective coating.
A super-resolution pattern realization device based on etching and double lithography, comprising:
the first photoetching module is configured to coat positive photoresist or negative photoresist on a substrate, expose the substrate based on a first optical mask plate and develop the substrate to form a first pattern;
the etching module is configured to etch the photoresist of the first pattern so as to refine the line width in the first pattern;
the second photoetching module is configured to coat non-photosensitive photoresist or negative photoresist on the substrate etched by the etching module, directly expose the substrate or expose the substrate by using a second optical mask, wherein the second optical mask comprises an optical mask which is partially exposed or completely exposed from the first photoetching module and is used for photoetching a first pattern; and developing the substrate, and thermally baking and curing to obtain the final super-resolution pattern.
Further, the non-photosensitive photoresist includes an ARC material, i.e., an anti-reflective coating.
The invention has the beneficial effects that:
the invention provides a super-resolution pattern realization method and device based on etching and double lithography by utilizing material characteristics and the like, and can simply and rapidly realize patterns exceeding the resolution of a photoetching machine. Compared with the traditional multi-step self-aligned double exposure process, the invention has simpler process realization, lower equipment requirement and better production and yield improvement.
Drawings
Fig. 1 is a flowchart of a method for realizing a super-resolution pattern based on etching and double lithography according to embodiment 1 of the present invention.
FIG. 2 is a schematic diagram of a silicon wafer coated with a positive photoresist according to example 1 of the present invention.
FIG. 3 is a schematic view of the exposure of a silicon wafer according to example 1 of the present invention.
FIG. 4 is a schematic view of the development of a silicon wafer according to example 1 of the present invention.
Fig. 5 is a schematic diagram of silicon wafer etching according to embodiment 1 of the present invention.
Fig. 6 is a schematic diagram showing a photoresist coating manner in the second photolithography process according to embodiment 1 of the present invention.
FIG. 7 is a diagram showing the exposure mode of the second photolithography process according to embodiment 1 of the present invention.
FIG. 8 is a diagram showing the exposure mode of the second photolithography process according to embodiment 1 of the present invention.
FIG. 9 is a three-dimensional schematic view of the exposure method of the second photolithography process according to embodiment 1 of the present invention.
FIG. 10 is a diagram showing the exposure method of the second photolithography process according to embodiment 1 of the present invention.
Fig. 11 is a schematic diagram of a super-resolution image formed by re-development and thermal bake curing of example 1 of the present invention.
Detailed Description
Specific embodiments of the present invention will now be described in order to provide a clearer understanding of the technical features, objects and effects of the present invention. It should be understood that the particular embodiments described herein are illustrative only and are not intended to limit the invention, i.e., the embodiments described are merely some, but not all, of the embodiments of the invention. All other embodiments, which can be made by a person skilled in the art without making any inventive effort, are intended to be within the scope of the present invention.
Example 1
As shown in fig. 1, the present embodiment provides a method for implementing a super-resolution pattern based on etching and dual lithography, which includes three steps of first lithography, etching and second lithography, wherein:
the first photoetching step is to coat positive photoresist or negative photoresist on the substrate, expose the substrate based on the first optical mask plate and develop the substrate to form a first pattern.
The etching step is to etch the photoresist of the first pattern to refine the line width in the first pattern, for example, 200nm line width is refined to 150nm line width.
The second photoetching step is to coat non-photosensitive photoresist or negative photoresist on the etched substrate, directly expose the substrate, or use a second optical mask to expose the substrate, wherein the second optical mask comprises an optical mask partially or completely exposing the pattern formed by the first photoetching; and developing the substrate, and thermally baking and curing to obtain the final super-resolution pattern.
Preferably, the manner of etching the photoresist of the first pattern includes dry etching and wet etching. More preferably, when dry etching the substrate, the gas used includes a mixed gas including oxygen or hydrogen. More preferably, the chemical used in wet etching the substrate includes TMAH, tetramethyl ammonium hydroxide.
Preferably, in the second lithography, if a negative photoresist is coated on the substrate after the first lithography, the substrate can be exposed by using a third optical mask, where the third optical mask includes an optical mask that partially exposes or totally exposes the first pattern formed by the first lithography and forms a second pattern in other areas.
Preferably, in the second lithography, the thickness of the non-photosensitive photoresist or the negative photoresist coated on the substrate after the first lithography does not exceed the thickness of the photoresist after the first lithography.
Preferably, the non-photosensitive photoresist is not affected by the lithography and developer. More preferably, the non-photosensitive photoresist may employ an ARC material, i.e., an anti-reflective coating.
More preferably, the embodiment provides a specific process scheme of a super-resolution pattern implementation method based on etching and double lithography, which comprises the following steps:
1. normally coating positive photoresist or negative photoresist on a silicon wafer, as shown in FIG. 2, which is a schematic diagram of the silicon wafer coated with the positive photoresist;
2. normal exposure, as in fig. 3;
3. development, no thermal bake curing, as shown in fig. 4;
4. the line width is thinned using etching, as in fig. 5. The etching mode can use dry etching, oxygen and other gas matching modes, hydrogen and other gas matching modes and other plasma processing modes; wet etching may be used as the etching method, and a chemical solution such as TMAH may be used;
5. second photolithography process-gumming: the glue can be made of two materials, namely, the glue is non-photosensitive, namely, is not influenced by photoetching and developing solution, and particularly, ARC and other materials can be adopted, and the glue thickness is not more than the thickness after the step 4; secondly, negative photoresist is subjected to photo-curing after photoetching and is not influenced by developing solution, and the glue coating thickness is not more than the thickness after the step 4, as shown in fig. 6;
6. second photolithography process-exposure: this exposure has multiple embodiments, the first uses a non-photosensitive glue, and maskless exposure can be used, as shown in fig. 7; the mask plate partially exposed or completely exposed for the first lithography to form the pattern can be used, as shown in fig. 8 and 9, respectively. The second type uses negative photoresist, and maskless exposure can be used, as shown in fig. 7; a mask plate which is partially exposed or completely exposed and subjected to first photoetching to form a pattern can be used, as shown in fig. 8 and 9 respectively; a mask plate which is partially exposed or completely exposed and is subjected to first lithography to form a pattern and other patterns in other areas can be used, as shown in fig. 10;
7. and developing again, and curing by thermal baking, as shown in fig. 11, to obtain the final super-resolution pattern.
It should be noted that, because the alignment of the lithography machine and the exposure system are complex, there are alignment steps such as pre-alignment and fine alignment, the exposure also involves the scaling of the pattern, and the situations of different lithography machines are also quite different. For the sake of easy understanding, the description is in the drawings of the specification in the simplest and most clearly understood manner, and does not represent all practical situations.
Example 2
This example is based on example 1:
the embodiment provides a super-resolution pattern realization device based on etching and double lithography, which comprises an etching module, a first lithography module and a second lithography module, wherein:
the first photoetching module is configured to coat positive photoresist or negative photoresist on a substrate, expose the substrate based on a first optical mask plate and develop the substrate to form a first pattern.
The etching module is configured to etch the photoresist of the first pattern to refine the line width in the first pattern.
The second photoetching module is configured to coat non-photosensitive photoresist or negative photoresist on the substrate etched by the etching module, directly expose the substrate, or expose the substrate by using a second optical mask, wherein the second optical mask comprises an optical mask which is partially exposed or completely exposed with a first pattern formed by photoetching of the first photoetching module; and developing the substrate, and thermally baking and curing to obtain the final super-resolution pattern.
It should be noted that, for the sake of simplicity of description, the foregoing method embodiments are expressed as a series of combinations of actions, but it should be understood by those skilled in the art that the present application is not limited by the order of actions described, as some steps may be performed in other order or simultaneously according to the present application. Further, those skilled in the art will also appreciate that the embodiments described in the specification are all preferred embodiments, and that the acts and modules referred to are not necessarily required in the present application.

Claims (9)

1. The super-resolution pattern implementation method based on etching and double lithography is characterized by comprising the following steps of:
first photoetching: coating positive photoresist on a substrate, exposing the substrate based on a first optical mask, and developing to form a first pattern;
etching: etching the photoresist of the first pattern to refine the line width in the first pattern;
and (3) performing secondary photoetching: coating non-photosensitive photoresist or negative photoresist on the etched substrate, and directly exposing the substrate, or exposing the substrate by using a second optical mask, wherein the second optical mask comprises an optical mask partially exposing or completely exposing the pattern formed by the first photoetching; developing the substrate, and thermally baking and curing to obtain a final super-resolution pattern;
in the second lithography, if the etched substrate is coated with a negative photoresist, a third optical mask can also be used to expose the substrate, where the third optical mask includes an optical mask that exposes the first pattern formed by the first lithography partially or completely and forms a second pattern in other areas.
2. The method for realizing the super-resolution pattern based on etching and double lithography according to claim 1, wherein the way of etching the photoresist of the first pattern comprises dry etching and wet etching.
3. The method for realizing super-resolution pattern based on etching and double lithography according to claim 2, wherein the gas used in dry etching of the substrate comprises a mixed gas comprising oxygen or hydrogen.
4. The method for realizing super-resolution pattern based on etching and double lithography according to claim 2, wherein the chemical liquid used in wet etching of the substrate comprises TMAH, tetramethyl ammonium hydroxide.
5. The method according to claim 1, wherein in the second lithography, the thickness of the non-photosensitive photoresist or the negative photoresist coated on the substrate after the first lithography does not exceed the thickness of the photoresist after the first lithography.
6. The method for realizing super-resolution pattern based on etching and double lithography according to claim 1, wherein the non-photosensitive photoresist is not affected by lithography and developing solution.
7. The method of claim 1, wherein the non-photosensitive photoresist comprises an ARC material, i.e., an anti-reflective coating.
8. A super-resolution pattern realization device based on etching and double lithography, comprising:
the first photoetching module is configured to coat positive photoresist on a substrate, expose the substrate based on a first optical mask plate and develop the substrate to form a first pattern;
the etching module is configured to etch the photoresist of the first pattern so as to refine the line width in the first pattern;
the second photoetching module is configured to coat non-photosensitive photoresist or negative photoresist on the substrate etched by the etching module, directly expose the substrate or expose the substrate by using a second optical mask, wherein the second optical mask comprises an optical mask which is partially exposed or completely exposed from the first photoetching module and is used for photoetching a first pattern; developing the substrate, and thermally baking and curing to obtain a final super-resolution pattern;
in the second lithography module, if the substrate etched by the etching module is coated with a negative photoresist, a third optical mask can also be used to expose the substrate, where the third optical mask includes an optical mask that exposes a part or all of the first pattern formed by the first lithography module and forms a second pattern in other areas.
9. The apparatus of claim 8, wherein the non-photosensitive photoresist comprises an ARC material, i.e., an anti-reflective coating.
CN202211653660.0A 2022-12-22 2022-12-22 Super-resolution pattern implementation method and device based on etching and double lithography Active CN115903401B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202211653660.0A CN115903401B (en) 2022-12-22 2022-12-22 Super-resolution pattern implementation method and device based on etching and double lithography

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202211653660.0A CN115903401B (en) 2022-12-22 2022-12-22 Super-resolution pattern implementation method and device based on etching and double lithography

Publications (2)

Publication Number Publication Date
CN115903401A CN115903401A (en) 2023-04-04
CN115903401B true CN115903401B (en) 2024-03-12

Family

ID=86488018

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202211653660.0A Active CN115903401B (en) 2022-12-22 2022-12-22 Super-resolution pattern implementation method and device based on etching and double lithography

Country Status (1)

Country Link
CN (1) CN115903401B (en)

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20090010746A (en) * 2007-07-24 2009-01-30 주식회사 동부하이텍 Semiconductor device manufacturing method
CN101554991A (en) * 2009-05-11 2009-10-14 北京大学 Processing method of diverse nano structure
CN101634806A (en) * 2009-08-25 2010-01-27 上海宏力半导体制造有限公司 Method for forming filament wide silicide barrier layer pattern
KR20110060724A (en) * 2009-11-30 2011-06-08 주식회사 하이닉스반도체 How to Form Contact Hole Patterns
CN102881567A (en) * 2012-10-22 2013-01-16 上海集成电路研发中心有限公司 Dual-diagramming method
CN107168010A (en) * 2016-03-08 2017-09-15 中芯国际集成电路制造(上海)有限公司 The manufacture method of lithography mask version
CN113075868A (en) * 2020-01-06 2021-07-06 芯恩(青岛)集成电路有限公司 Photoresist patterning method and double-layer photoresist stripping method
CN114937590A (en) * 2022-04-28 2022-08-23 中国电子科技集团公司第十三研究所 Photoetching method

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3874989B2 (en) * 2000-03-21 2007-01-31 シャープ株式会社 Pattern formation method
US7268080B2 (en) * 2005-11-09 2007-09-11 Infineon Technologies Ag Method for printing contacts on a substrate
US8293460B2 (en) * 2008-06-16 2012-10-23 Applied Materials, Inc. Double exposure patterning with carbonaceous hardmask

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20090010746A (en) * 2007-07-24 2009-01-30 주식회사 동부하이텍 Semiconductor device manufacturing method
CN101554991A (en) * 2009-05-11 2009-10-14 北京大学 Processing method of diverse nano structure
CN101634806A (en) * 2009-08-25 2010-01-27 上海宏力半导体制造有限公司 Method for forming filament wide silicide barrier layer pattern
KR20110060724A (en) * 2009-11-30 2011-06-08 주식회사 하이닉스반도체 How to Form Contact Hole Patterns
CN102881567A (en) * 2012-10-22 2013-01-16 上海集成电路研发中心有限公司 Dual-diagramming method
CN107168010A (en) * 2016-03-08 2017-09-15 中芯国际集成电路制造(上海)有限公司 The manufacture method of lithography mask version
CN113075868A (en) * 2020-01-06 2021-07-06 芯恩(青岛)集成电路有限公司 Photoresist patterning method and double-layer photoresist stripping method
CN114937590A (en) * 2022-04-28 2022-08-23 中国电子科技集团公司第十三研究所 Photoetching method

Also Published As

Publication number Publication date
CN115903401A (en) 2023-04-04

Similar Documents

Publication Publication Date Title
JP2005091855A (en) Method for manufacturing gradation mask
US20110081618A1 (en) Litho-litho etch (lle) double patterning methods
US7662542B2 (en) Pattern forming method and semiconductor device manufacturing method
CN108957958A (en) Lithographic patterning method
KR20100134418A (en) Contact hole formation method using spacer patterning process
CN101241302B (en) Preparation method for improving mask critical size trend
CN115903401B (en) Super-resolution pattern implementation method and device based on etching and double lithography
CN101335184B (en) Method for forming fine pattern in semiconductor device
US20030003401A1 (en) Technique for the size reduction of vias and other images in semiconductor chips
CN115868012A (en) Method for forming narrow groove contact part
Takeuchi et al. Fabrication of dual damascene structure with nanoimprint lithography and dry-etching
US8679728B2 (en) Method for fabricating patterned layer
US20050255411A1 (en) Multiple exposure and shrink to achieve reduced dimensions
US7595145B2 (en) Method of forming pattern of semiconductor device
US20020164543A1 (en) Bi-layer photolithographic process
US10353288B2 (en) Litho-litho-etch double patterning method
JP3254251B2 (en) Manufacturing method of intaglio printing plate
JPH0354817A (en) Pattern formation
JP2009109768A (en) Resist pattern forming method
CN115793413A (en) Super-resolution pattern realization method and device based on alignment difference and double photoetching
KR100510616B1 (en) Patterning and etching method in a semiconductor manufacturing process
KR0179339B1 (en) Method of forming photoresist pattern
KR0126878B1 (en) Half tone mask fabrication method using cr mask
CN112882343A (en) Method for forming photoresist inverted trapezoidal structure
KR0171985B1 (en) Method of forming photoresist pattern of semiconductor device

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant