CN115117060A - Buried word line structure and method of making the same - Google Patents
Buried word line structure and method of making the same Download PDFInfo
- Publication number
- CN115117060A CN115117060A CN202110285290.9A CN202110285290A CN115117060A CN 115117060 A CN115117060 A CN 115117060A CN 202110285290 A CN202110285290 A CN 202110285290A CN 115117060 A CN115117060 A CN 115117060A
- Authority
- CN
- China
- Prior art keywords
- word line
- layer
- buried word
- barrier layer
- trench
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
- H10B12/48—Data lines or contacts therefor
- H10B12/488—Word lines
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B12/00—Dynamic random access memory [DRAM] devices
- H10B12/30—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells
- H10B12/34—DRAM devices comprising one-transistor - one-capacitor [1T-1C] memory cells the transistor being at least partially in a trench in the substrate
Landscapes
- Element Separation (AREA)
Abstract
本发明提供一种埋入式字线结构及其制造方法。所述埋入式字线结构包括第一隔离结构、埋入式字线、第一阻障层、第二阻障层、沟道层以及第二隔离结构。所述第一隔离结构设置于衬底中,且具有沟槽。所述埋入式字线设置于所述沟槽的底面上。所述第一阻障层设置于所述埋入式字线与所述沟槽的侧壁与底面之间。所述第二阻障层覆盖所述埋入式字线的顶面,且包括主体部分与延伸部分,其中所述主体部分位于所述埋入式字线上,且所述延伸部分自所述主体部分的周围向上延伸。所述沟道层设置于所述第一阻障层与所述第二阻障层上。所述第二隔离结构设置于所述信道层上。
The present invention provides a buried word line structure and a manufacturing method thereof. The buried word line structure includes a first isolation structure, a buried word line, a first barrier layer, a second barrier layer, a channel layer, and a second isolation structure. The first isolation structure is disposed in the substrate and has a trench. The buried word line is disposed on the bottom surface of the trench. The first barrier layer is disposed between the buried word line and the sidewall and bottom surface of the trench. The second barrier layer covers the top surface of the buried word line, and includes a main body portion and an extension portion, wherein the main body portion is located on the buried word line, and the extension portion extends from the buried word line The circumference of the main body portion extends upward. The channel layer is disposed on the first barrier layer and the second barrier layer. The second isolation structure is disposed on the channel layer.
Description
技术领域technical field
本发明涉及一种半导体结构及其制造方法,尤其涉及一种埋入式字线(buriedword line structure)结构及其制造方法。The present invention relates to a semiconductor structure and a manufacturing method thereof, in particular to a buried word line structure and a manufacturing method thereof.
背景技术Background technique
为了提升动态随机存取内存的集成度以加快组件的操作速度以及符合消费者对于小型化电子装置的需求,近年来发展出埋入式字线动态随机存取内存(buried wordline DRAM),以满足上述需求。In order to improve the integration level of dynamic random access memory to speed up the operation speed of components and meet the needs of consumers for miniaturized electronic devices, buried wordline dynamic random access memory (Buried wordline DRAM) has been developed in recent years to meet the needs of consumers. the above requirements.
一般而言,埋入式字线可设置于隔离结构中。然而,当埋入式字线与设置于衬底上的电容器的距离过近时,电容器中所储存的电子容易被埋入式字线所产生的电场吸引而导致漏电流的产生。In general, buried word lines may be provided in isolation structures. However, when the distance between the buried word line and the capacitor disposed on the substrate is too close, the electrons stored in the capacitor are easily attracted by the electric field generated by the buried word line, resulting in the generation of leakage current.
发明内容SUMMARY OF THE INVENTION
本发明是针对一种埋入式字线结构,其中埋入式字线设置有信道层,且所述沟道层与设置于埋入式字线周围的阻障层连接。The present invention is directed to a buried word line structure, wherein the buried word line is provided with a channel layer, and the channel layer is connected to a barrier layer arranged around the buried word line.
本发明是针对一种埋入式字线结构的制造方法,其用以制造上述的埋入式字线结构。The present invention is directed to a method for manufacturing a buried word line structure, which is used to manufacture the above buried word line structure.
根据本发明的实施例,埋入式字线结构包括第一隔离结构、埋入式字线、第一阻障层、第二阻障层、沟道层以及第二隔离结构。所述第一隔离结构设置于衬底中,且具有沟槽。所述埋入式字线设置于所述沟槽的底面上。所述第一阻障层设置于所述埋入式字线与所述沟槽的侧壁与底面之间。所述第二阻障层覆盖所述埋入式字线的顶面,且包括主体部分与延伸部分,其中所述主体部分位于所述埋入式字线,且所述延伸部分自所述主体部分的周围向上延伸。所述沟道层设置于所述第一阻障层与所述第二阻障层上。所述第二隔离结构设置于所述信道层上。According to an embodiment of the present invention, the buried word line structure includes a first isolation structure, a buried word line, a first barrier layer, a second barrier layer, a channel layer, and a second isolation structure. The first isolation structure is disposed in the substrate and has a trench. The buried word line is disposed on the bottom surface of the trench. The first barrier layer is disposed between the buried word line and the sidewall and bottom surface of the trench. The second barrier layer covers the top surface of the buried word line, and includes a main body portion and an extension portion, wherein the main body portion is located on the buried word line, and the extension portion extends from the main body The circumference of the part extends upwards. The channel layer is disposed on the first barrier layer and the second barrier layer. The second isolation structure is disposed on the channel layer.
根据本发明的实施例,埋入式字线结构的制造方法包括以下步骤。首先,于衬底中形成第一隔离结构。接着,于所述第一隔离结构中形成沟槽。然后,于所述沟槽的下部侧壁上与底面上形成第一阻障层。接着,于所述第一阻障层上形成埋入式字线。然后,于所述埋入式字线的顶面上形成第二阻障层,其中所述第二阻障层包括主体部分与延伸部分,所述主体部分位于所述埋入式字线,且所述延伸部分自所述主体部分的周围向上延伸。接着,于所述第一阻障层与所述第二阻障层上形成沟道层。之后,于所述沟道层上形成第二隔离结构。According to an embodiment of the present invention, a method for fabricating a buried word line structure includes the following steps. First, a first isolation structure is formed in the substrate. Next, trenches are formed in the first isolation structure. Then, a first barrier layer is formed on the lower sidewall and bottom surface of the trench. Next, a buried word line is formed on the first barrier layer. Then, a second barrier layer is formed on the top surface of the buried word line, wherein the second barrier layer includes a body portion and an extension portion, the body portion is located on the buried word line, and The extension portion extends upwardly from the periphery of the body portion. Next, a channel layer is formed on the first barrier layer and the second barrier layer. Afterwards, a second isolation structure is formed on the channel layer.
基于上述,在本发明的埋入式字线结构中,具有延伸部分的阻障层形成于埋入式字线,信道层形成于具有延伸部分的阻障层上且在延伸部分旁向下延伸而与形成于埋入式字线周围的另一阻障层连接。如此一来,在对组件进行操作时,邻近埋入式字线的角落区域的电场可被有效地降低,以避免电容器中所储存的电子被埋入式字线所产生的电场吸引而导致漏电流的产生。Based on the above, in the buried word line structure of the present invention, the barrier layer with the extension portion is formed on the buried word line, and the channel layer is formed on the barrier layer with the extension portion and extends downward beside the extension portion It is connected to another barrier layer formed around the buried word line. In this way, when the device is operated, the electric field in the corner region adjacent to the buried word line can be effectively reduced to prevent the electrons stored in the capacitor from being attracted by the electric field generated by the buried word line and causing leakage. generation of current.
为让本发明的上述特征和优点能更明显易懂,下文特举实施例,并配合附图作详细说明如下。In order to make the above-mentioned features and advantages of the present invention more obvious and easy to understand, the following embodiments are given and described in detail with the accompanying drawings as follows.
附图说明Description of drawings
图1A至图1G为依照本发明实施例的埋入式字线结构的制造流程剖面示意图。1A to FIG. 1G are schematic cross-sectional views illustrating a manufacturing process of a buried word line structure according to an embodiment of the present invention.
具体实施方式Detailed ways
图1A至图1G为依照本发明实施例的埋入式字线结构的制造流程剖面示意图。1A to FIG. 1G are schematic cross-sectional views illustrating a manufacturing process of a buried word line structure according to an embodiment of the present invention.
参照图1A,提供衬底100。衬底100可为半导体衬底,在本实施例中,衬底100例如为硅衬底。接着,于衬底100中形成第一隔离结构102。第一隔离结构102例如是浅沟槽隔离结构(shallow trench isolation,STI)。在本实施例中,第一隔离结构102的材料例如为氮化硅,但本发明不限于此。在其他实施例中,第一隔离结构102的材料也可以为氧化硅。之后,于第一隔离结构102中形成沟槽104。沟槽104用以界定后续形成的埋入式字线的区域。1A, a
参照图1B,在形成沟槽104之后,可于沟槽104的侧壁上与底面上形成绝缘层106。绝缘层106用以降低后续形成的多个埋入式字线之间的干扰。在本实施例中,绝缘层106例如为原位蒸汽生成(in situ steam generation,ISSG)氧化层,但本发明不限于此。接着,于绝缘层106上以及衬底100的表面上形成阻障材料层108。在本实施例中,阻障材料层108例如为氮化钛层,但本发明不限于此。然后,于衬底100上形成字线材料层110,以填满沟槽104。在本实施例中,字线材料层110例如为钨层,但本发明不限于此。Referring to FIG. 1B , after the
参照图1C,进行回蚀刻工艺,移除部分的阻障材料层108以及部分的字线材料层110,以形成埋入式字线112以及位于埋入式字线112与沟槽104的侧壁与底面之间的第一阻障层114。详细地说,在本实施例中,在回蚀刻工艺期间,移除了衬底100的表面上以及沟槽104的上部处的的侧壁上的阻障材料层108与字线材料层110。接着,于衬底100的表面上、沟槽104的侧壁上、埋入式字线112上以及第一阻障层114上形成介电层116。介电层116与第一隔离结构102之间需具有蚀刻选择比。在本实施例中,由于第一隔离结构102的材料例如为氮化硅,因此介电层116的材料例如为氧化硅。在其他实施例中,当第一隔离结构102的材料例如为氧化硅时,介电层116的材料则例如为氮化硅。此外,为了避免后续形成的沟道层与埋入式字线112接触,因此介电层116的厚度必须不超过第一阻障层114的厚度,后续将对此作详细说明。Referring to FIG. 1C , an etch-back process is performed to remove part of the
请参照图1D,进行回蚀刻工艺,移除部分的介电层116,以形成介电结构118。详细地说,在本实施例中,在回蚀刻工艺期间,移除了衬底100的表面上、沟槽104的上部处的侧壁上以及埋入式字线112上的介电层116,以暴露出埋入式字线112的顶面,且保留沟槽104的下部处的侧壁上的介电层116。保留的介电层116于第一阻障层114上构成介电结构118。由于介电层116的厚度不超过第一阻障层114的厚度,因此所形成的介电结构118仅位于第一阻障层114上而不会与埋入式字线112接触。此外,由于介电层116与第一隔离结构102之间具有蚀刻选择比,因此在上述回蚀刻工艺期间第一隔离结构102不会受到损坏。Referring to FIG. 1D , an etch-back process is performed to remove part of the
请参照图1E,于衬底100的表面上、于沟槽104的侧壁上、埋入式字线112的顶面上以及介电结构118上形成阻障材料层120。在本实施例中,阻障材料层120例如为氮化钛层,但本发明不限于此。然后,于衬底100上形成保护材料层122,以填满沟槽104。在本实施例中,保护材料层122例如为旋转涂布(spin-on coating,SOC)层,但本发明不限于此。Referring to FIG. 1E , a
请参照图1F,对保护材料层122进行回蚀刻工艺,移除部分保护材料层122,以于阻障材料层120上形成保护层124。保护层124暴露出沟槽104的上部处的阻障材料层120。换句话说,保护层124覆盖了埋入式字线112的顶面上以及介电结构118的侧壁上与部分顶面上的阻障材料层120。然后,以保护层124为蚀刻遮罩,进行各向异性蚀刻工艺,以移除未被保护层124覆盖的阻障材料层120。如此一来,于埋入式字线112的顶面上形成了第二阻障层126。在本实施例中,第二阻障层126包括主体部分126a、延伸部分126b与水平部分126c。主体部分126a位于埋入式字线112的顶面上,延伸部分126b自主体部分126a的周围向上延伸,且水平部分126c与延伸部分126b的顶部连接,以形成具有“U”型剖面的第二阻障层126。Referring to FIG. 1F , an etch-back process is performed on the
经由控制所形成的阻障材料层120的厚度可改变第二阻障层126的剖面形状。举例来说,在本实施例中,阻障材料层120的厚度小于介电结构118的宽度,因此所形成的第二阻障层126可具有水平部分126c。在另一实施例中,当阻障材料层120的厚度等于介电结构118的宽度时,所形成的第二阻障层126则不会具有水平部分126c。此外,阻障材料层120的厚度不可大于介电结构118的宽度,否则无法形成具有延伸部分的第二阻障层。The cross-sectional shape of the
参照图1G,进行蚀刻工艺,移除介电结构108与保护层124。接着,于第一阻障层114与第二阻障层126上形成沟道层128。沟道层128的形成方法例如是先于衬底100上形成沟道材料层以填满沟槽104,然后进行回蚀刻工艺来移除衬底100的表面上以及沟槽104的上部处的沟道材料层。特别一提的是,在对组件进行操作时,信道层128所产生的电场必须低于埋入式字线112所产生的电场,后续将对此作进一步的说明。因此,在本实施例中,当埋入式字线112例如为钨层时,沟道层128则例如为多晶硅层,但本发明不限于此。在本实施例中,在进行上述回蚀刻工艺之后,并未暴露出第二阻障层126,亦即沟道层128完全包覆第二阻障层126且在第二阻障层126的周围与第一阻障114层接触,但本发明不限于此。在其他实施例中,在进行上述回蚀刻工艺之后,沟道层128可暴露出部分第二阻障层126,且沟道层128仍在第二阻障层126的周围与第一阻障114层接触。举例来说,可暴露出第二阻障层126的水平部分126c与部分的延伸部分126b。之后,于沟道层128上形成第二隔离结构130,以完成本实施例的埋入式字线结构10。在本实施例中,第二隔离结构130的材料例如为氮化硅,以避免在后续工艺中对衬底100上的氧化层进行处理时受到损坏。Referring to FIG. 1G , an etching process is performed to remove the
以下将以图1G为例来对本发明的埋入式字线结构进行说明。The buried word line structure of the present invention will be described below by taking FIG. 1G as an example.
请参照图1G,在埋入式字线结构10中,具有延伸部分126b的第二阻障层126设置于埋入式字线112上,信道层128设置于第二阻障层126上且在延伸部分126b旁向下延伸而与第一阻障层114连接。如此一来,在对组件进行操作时,邻近埋入式字线112的角落区域的电场可被有效地降低,使得后续形成于衬底100上的电容器中所储存的电子不易被埋入式字线112所产生的电场吸引,因而可减少甚至避免漏电流的产生。Referring to FIG. 1G , in the buried
最后应说明的是:以上各实施例仅用以说明本发明的技术方案,而非对其限制;尽管参照前述各实施例对本发明进行了详细的说明,本领域的普通技术人员应当理解:其依然可以对前述各实施例所记载的技术方案进行修改,或者对其中部分或者全部技术特征进行等同替换;而这些修改或者替换,并不使相应技术方案的本质脱离本发明各实施例技术方案的范围。Finally, it should be noted that the above embodiments are only used to illustrate the technical solutions of the present invention, but not to limit them; although the present invention has been described in detail with reference to the foregoing embodiments, those of ordinary skill in the art should understand that: The technical solutions described in the foregoing embodiments can still be modified, or some or all of the technical features thereof can be equivalently replaced; and these modifications or replacements do not make the essence of the corresponding technical solutions deviate from the technical solutions of the embodiments of the present invention. scope.
Claims (10)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202110285290.9A CN115117060B (en) | 2021-03-17 | 2021-03-17 | Buried word line structure and manufacturing method thereof |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202110285290.9A CN115117060B (en) | 2021-03-17 | 2021-03-17 | Buried word line structure and manufacturing method thereof |
Publications (2)
Publication Number | Publication Date |
---|---|
CN115117060A true CN115117060A (en) | 2022-09-27 |
CN115117060B CN115117060B (en) | 2025-05-13 |
Family
ID=83324550
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202110285290.9A Active CN115117060B (en) | 2021-03-17 | 2021-03-17 | Buried word line structure and manufacturing method thereof |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN115117060B (en) |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1377091A (en) * | 2001-03-23 | 2002-10-30 | 株式会社东芝 | Semiconductor device and manufacturing method thereof |
CN101944507A (en) * | 2009-07-03 | 2011-01-12 | 海力士半导体有限公司 | Method for manufacturing buried gate using pre landing plug |
TW201440172A (en) * | 2013-04-01 | 2014-10-16 | Inotera Memories Inc | Buried word line structure and manufacturing method thereof |
US20160315088A1 (en) * | 2015-04-22 | 2016-10-27 | SK Hynix Inc. | Semiconductor device having buried gate structure and method for manufacturing the same, memory cell having the same and electronic device having the same |
CN108899309A (en) * | 2018-06-27 | 2018-11-27 | 长鑫存储技术有限公司 | Embedded type word line structure and preparation method thereof |
CN109192728A (en) * | 2017-06-22 | 2019-01-11 | 华邦电子股份有限公司 | Dynamic random access memory and manufacturing method thereof |
US20200286894A1 (en) * | 2019-03-08 | 2020-09-10 | Winbond Electronics Corp. | Dram and method for manufacturing the same |
CN114582867A (en) * | 2020-12-02 | 2022-06-03 | 华邦电子股份有限公司 | Semiconductor structure and forming method thereof |
-
2021
- 2021-03-17 CN CN202110285290.9A patent/CN115117060B/en active Active
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1377091A (en) * | 2001-03-23 | 2002-10-30 | 株式会社东芝 | Semiconductor device and manufacturing method thereof |
CN101944507A (en) * | 2009-07-03 | 2011-01-12 | 海力士半导体有限公司 | Method for manufacturing buried gate using pre landing plug |
TW201440172A (en) * | 2013-04-01 | 2014-10-16 | Inotera Memories Inc | Buried word line structure and manufacturing method thereof |
US20160315088A1 (en) * | 2015-04-22 | 2016-10-27 | SK Hynix Inc. | Semiconductor device having buried gate structure and method for manufacturing the same, memory cell having the same and electronic device having the same |
CN109192728A (en) * | 2017-06-22 | 2019-01-11 | 华邦电子股份有限公司 | Dynamic random access memory and manufacturing method thereof |
CN108899309A (en) * | 2018-06-27 | 2018-11-27 | 长鑫存储技术有限公司 | Embedded type word line structure and preparation method thereof |
US20200286894A1 (en) * | 2019-03-08 | 2020-09-10 | Winbond Electronics Corp. | Dram and method for manufacturing the same |
CN114582867A (en) * | 2020-12-02 | 2022-06-03 | 华邦电子股份有限公司 | Semiconductor structure and forming method thereof |
Also Published As
Publication number | Publication date |
---|---|
CN115117060B (en) | 2025-05-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR100459724B1 (en) | Semiconductor device having a SiN etch stopper by low temperature ALD and fabricating method the same | |
CN110970351B (en) | Capacitor contact structure of semiconductor memory and preparation method thereof | |
CN108257919B (en) | Method for forming random dynamic processing memory element | |
CN110061001B (en) | Semiconductor element and manufacturing method thereof | |
CN100405589C (en) | Semiconductor device and manufacturing method thereof | |
US8716777B2 (en) | Semiconductor device and method for manufacturing the same | |
KR100538810B1 (en) | Method of isolation in semiconductor device | |
KR101129955B1 (en) | Semiconductor device and method for manufacturing the same | |
TWI440166B (en) | Method for manufacturing capacitor lower electrode of dynamic random access memory | |
JP2005005669A (en) | Manufacturing method of semiconductor element | |
JP2010123961A (en) | Wiring structure of semiconductor device and method of forming the same | |
CN112992775A (en) | Semiconductor memory and forming method thereof | |
US20070090436A1 (en) | Deep trench capacitor | |
CN114420642A (en) | Method for forming semiconductor structure and semiconductor structure | |
CN101477966A (en) | Method for manufacturing a semiconductor device | |
US6335556B1 (en) | Semiconductor device and method for manufacturing semiconductor device | |
TWI770756B (en) | Buried word line structure and manufacturing method thereof | |
CN115117060B (en) | Buried word line structure and manufacturing method thereof | |
CN110459507A (en) | Method for forming a semiconductor storage device | |
CN108281423B (en) | Method for manufacturing semiconductor element | |
KR101067875B1 (en) | Method of manufacturing semiconductor device | |
US20230247825A1 (en) | Semiconductor device | |
TWI727618B (en) | Memory devices and methods for forming the same | |
CN113345895B (en) | Memory device and method of manufacturing the same | |
US9349813B2 (en) | Method for fabricating semiconductor device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |