[go: up one dir, main page]

CN114968907A - OTP data transmission device and SOC - Google Patents

OTP data transmission device and SOC Download PDF

Info

Publication number
CN114968907A
CN114968907A CN202210445976.4A CN202210445976A CN114968907A CN 114968907 A CN114968907 A CN 114968907A CN 202210445976 A CN202210445976 A CN 202210445976A CN 114968907 A CN114968907 A CN 114968907A
Authority
CN
China
Prior art keywords
data
otp data
otp
module
pulse signal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN202210445976.4A
Other languages
Chinese (zh)
Inventor
秦涛
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shenzhen Yunbao Intelligent Co ltd
Original Assignee
Shenzhen Yunbao Intelligent Co ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shenzhen Yunbao Intelligent Co ltd filed Critical Shenzhen Yunbao Intelligent Co ltd
Priority to CN202210445976.4A priority Critical patent/CN114968907A/en
Publication of CN114968907A publication Critical patent/CN114968907A/en
Pending legal-status Critical Current

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00Digital computers in general; Data processing equipment in general
    • G06F15/76Architectures of general purpose stored program computers
    • G06F15/78Architectures of general purpose stored program computers comprising a single central processing unit
    • G06F15/7807System on chip, i.e. computer system on a single chip; System in package, i.e. computer system on one or more chips in a single package
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/16Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1668Details of memory controller
    • G06F13/1689Synchronisation and timing concerns
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00Digital computers in general; Data processing equipment in general
    • G06F15/76Architectures of general purpose stored program computers
    • G06F15/80Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G06F15/8053Vector processors
    • G06F15/8076Details on data register access

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • General Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computing Systems (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Dc Digital Transmission (AREA)

Abstract

The application provides an OTP data transmission device and an SOC, wherein the transmission device comprises a first sub-device and at least two second sub-devices, the first sub-device comprises an OTP data generation module and a first transmission module, and the second sub-device comprises a second transmission module and an OTP data processing module, wherein the OTP data generation module is used for generating and storing predetermined OTP data; the first transmission module is used for acquiring preset OTP data from the OTP data generation module, generating a pulse signal and outputting the preset OTP data and the pulse signal; the second transmission module is used for receiving the pulse signal and the preset OTP data and sending the preset OTP data to the OTP data processing module according to the pulse signal; the OTP data processing module is used for receiving the predetermined OTP data and processing the received predetermined OTP data. The application ensures that the connection cost of the transmission device is lower and the integration difficulty is lower.

Description

OTP data transmission device and SOC
Technical Field
The present application relates to the field of memories, and in particular, to an OTP data transmission apparatus and an SOC.
Background
An OTP (One time programmable) module is an essential module in most SOC (System On Chip) systems, and generally includes an OTP memory, a read/write controller, and a data register, and has the characteristics of One time programmable and non-volatile. The OTP module can be used to store many information of the chip, such as information for identification and differentiation of the chip, a key for secure startup of the chip, repair information of the RAM memory, and initialization information of other internal modules. The larger the chip, the larger the amount of data of the OTP module required by the chip. The common method for transmitting data of the OTP module to other modules is to read predetermined OTP data into a data register after power-on, and then connect to other modules in parallel. However, for the SOC system, the required data amount is large, and can reach the order of Kbit and 10Kbit, which undoubtedly increases the cost of layout and wiring, and increases the difficulty of interconnection between modules and system integration.
The above information disclosed in this background section is only for enhancement of understanding of the background of the technology described herein and, therefore, certain information may be included in the background that does not form the prior art that is already known in this country to a person of ordinary skill in the art.
Disclosure of Invention
The present application provides an OTP data transmission device and an SOC, so as to solve the problem of high layout and wiring costs for transmitting OTP data in the prior art.
According to an aspect of the present application, there is provided an OTP data transmission apparatus, the transmission apparatus including a first sub-apparatus and at least two second sub-apparatuses, the first sub-apparatus including an OTP data generation module and a first transmission module, the second sub-apparatus including a second transmission module and an OTP data processing module, wherein the OTP data generation module is configured to generate and store predetermined OTP data; the first transmission module is provided with a data input end, a pulse signal output end and a data signal output end, the data input end of the first transmission module is connected with the output end of the OTP data generation module, the pulse signal output end of the first transmission module is connected with the pulse signal input end of the second transmission module, the data signal output end of the first transmission module is connected with the data input end of the second transmission module, and the first transmission module is used for acquiring the preset OTP data from the OTP data generation module, generating a pulse signal and outputting the preset OTP data and the pulse signal; the data output end of the second transmission module is connected with the data input end of the OTP data processing module, and the second transmission module is used for receiving the pulse signal and the predetermined OTP data and sending the predetermined OTP data to the OTP data processing module according to the pulse signal; the OTP data processing module is used for receiving the predetermined OTP data and processing the received predetermined OTP data.
Optionally, the first transmission module includes a first counter, a first multiplexer, and a pulse generator, wherein the first counter is configured to count down from a bit width value, output a first count value, and stop counting when the first count value is decremented to 0, and the bit width value is a bit width of the OTP data generation module; the input end of the first multiplexer is the input end of the first transmission module, the output end of the first multiplexer is the data signal output end of the first transmission module, the first multiplexer is further connected with the first end of the first counter, the first multiplexer is used for receiving the first count value, reading the predetermined OTP data from the OTP data generation module according to the first count value and outputting the predetermined OTP data; the input end of the pulse generator is connected with the second end of the first counter, the output end of the pulse generator is the pulse signal output end of the first transmission module, and the pulse generator is used for generating and outputting the pulse signal according to the first counting value output by the first counter.
Optionally, the second transmission module is a first shift register, the pulse generator has a plurality of pulse signal output ends, the pulse signal input end of the first shift register is connected to the corresponding pulse signal output end of the pulse generator in a one-to-one correspondence, the data input end of the first shift register is connected to the output end of the first multiplexer, and the data output end of each first shift register is connected to the data input end of the OTP data processing module.
Optionally, the second transmission module includes second shift registers, all of the pulse signal input ends of the second shift registers are connected in series, all of the data input ends of the second shift registers are connected in series, the pulse signal data input end of the second shift register located at the head of the series connection is connected to the output end of the pulse generator, the data input end of the second shift register located at the head of the series connection is connected to the output end of the first multiplexer, and the data output ends of the second shift registers are connected to the data input end of the OTP data processing module in a one-to-one correspondence manner.
Optionally, the second transmission module is a decoding circuit module, all the pulse signal input ends of the decoding circuit modules are connected in series, all the data input ends of the decoding circuit modules are connected in series, the pulse signal input end of the decoding circuit module located at the head of the series connection is connected with the output end of the pulse generator, the data input end of the decoding circuit module located at the head of the series connection is connected with the output end of the first multiplexer, and the data output end of the decoding circuit module is connected with the data input end of the OTP data processing module in a one-to-one correspondence manner.
Optionally, the decoding circuit module includes a second counter, a second multiplexer, and a first data register, where an input end of the second counter is connected to an output end of the pulse generator, and the second counter is configured to count the input pulse signal and output a second count value; the second multiplexer has a data input end, a data output end and a signal input end, the signal input end of the second multiplexer is connected with the output end of the second counter, the data input end of the second multiplexer is connected with the output end of the first multiplexer, the second multiplexer is used for receiving the second counting value and the preset OTP data, and the preset OTP data is output under the condition that the second counting value is the same as the preset OTP data; the input end of the first data register is connected with the data output end of the second multiplexer, the output end of the first data register is connected with the OTP data processing module, and the first data register is used for receiving and storing the preset OTP data output by the second multiplexer.
Optionally, the OTP data generation module includes a memory, a read/write controller, and a second data register, which are connected in sequence, where the memory is used to store the predetermined OTP data; the read-write controller is used for reading the predetermined OTP data from the memory; the second data register is used for receiving and storing the predetermined OTP data sent by the read-write controller, wherein a starting time of count-down of the first counter is earlier than or equal to a predetermined time, and an update frequency of the first counter is less than or equal to an update frequency of the second data register, where the predetermined time is a time when the predetermined OTP data is written into the second data register by the read-write controller.
Optionally, the OTP data generation module further includes a clock generator, the clock generator is connected to the second data register, the first counter is further configured to be connected to the clock generator, and when the first count value is 0, the first counter is further configured to send the first count value to the clock generator, so that the clock generator controls the second data register to exit from the operating state.
Optionally, the first sub-device is located in a first area, and each of the second sub-devices is located in a second area.
According to another aspect of the present application, there is provided an SOC including any one of the OTP data transmission apparatus.
By applying the technical scheme of the application, the OTP data transmission device comprises an OTP data generation module, a first transmission module, at least two second transmission modules and at least two OTP data processing modules, wherein the OTP data generation module generates and stores preset OTP data; the first transmission module acquires the preset OTP data from the OTP data generation module, generates a pulse signal and outputs the preset OTP data and the pulse signal; the second transmission module receives the pulse signal and the preset OTP data and sends the preset OTP data to the OTP data processing module according to the pulse signal; and the OTP data processing module receives the preset OTP data and processes the received preset OTP data. Compared with the prior art in which the OTP data generation module and each OTP data processing module are connected by the multi-bit data line, that is, the predetermined OTP data is transmitted in a parallel manner, which results in a problem of high layout and wiring costs for transmitting the predetermined OTP data, the OTP data transmission apparatus of the present application acquires the predetermined OTP data of the OTP data generation module through the first transmission module, generates a pulse signal, receives the pulse signal and the predetermined OTP data through the second transmission module, and transmits the predetermined OTP data to the corresponding OTP data processing module according to the pulse signal, so that the OTP data processing module processes the received predetermined OTP data, realizes serial transmission of the predetermined OTP data, and ensures that only the pulse signal line and the data signal line between the first transmission module and the second transmission module pass through, namely, the two-line transmission mode can complete the transmission of the preset OTP data, the number of the interconnecting lines needed among the modules is small, and the low connection cost and the low integration difficulty of the OTP data transmission device are ensured.
Drawings
The accompanying drawings, which are incorporated in and constitute a part of this application, illustrate embodiments of the application and, together with the description, serve to explain the application and are not intended to limit the application. In the drawings:
FIG. 1 shows a schematic diagram of an OTP data generation module according to an embodiment of the application;
FIG. 2 illustrates a schematic diagram of an OTP data generation module according to another embodiment of the application;
fig. 3 shows a schematic structural diagram of a decoding circuit module according to an embodiment of the present application.
Wherein the figures include the following reference numerals:
10. a first transmission module; 20. a second transmission module; 30. an OTP data generation module; 40. an OTP data processing module; 101. predetermined OTP data; 102. a pulse signal; 103. a first counter; 104. a first multiplexer; 105. a pulse generator; 201. a first shift register; 202. a second shift register; 203. a second counter; 204. a second multiplexer; 205. a first data register; 301. a memory; 302. a read/write controller; 303. a second data register; 401. a RAM repair module; 402. initializing a configuration module; 403. a security module.
Detailed Description
It should be noted that the following detailed description is exemplary and is intended to provide further explanation of the disclosure. Unless defined otherwise, all technical and scientific terms used herein have the same meaning as commonly understood by one of ordinary skill in the art to which this application belongs.
It is noted that the terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of example embodiments according to the present application. As used herein, the singular forms "a", "an" and "the" are intended to include the plural forms as well, and it should be understood that when the terms "comprises" and/or "comprising" are used in this specification, they specify the presence of stated features, steps, operations, devices, components, and/or combinations thereof, unless the context clearly indicates otherwise.
It will be understood that when an element such as a layer, film, region, or substrate is referred to as being "on" another element, it can be directly on the other element or intervening elements may also be present. Also, in the specification and claims, when an element is described as being "connected" to another element, the element may be "directly connected" to the other element or "connected" to the other element through a third element.
As described in the background of the invention, in order to solve the problem of high cost of layout and wiring for scheduled OTP data transmission in the prior art, the present application proposes an OTP data transmission apparatus and an SOC.
According to an exemplary embodiment of the present application, there is provided an OTP data transmission apparatus, as shown in fig. 1, the transmission apparatus includes a first sub-apparatus and at least two second sub-apparatuses, the first sub-apparatus includes an OTP data generation module 30 and a first transmission module 10, the second sub-apparatus includes a second transmission module 20 and an OTP data processing module 40, wherein the OTP data generation module 30 is configured to generate and store predetermined OTP data 101; the first transmission module 10 has a data input terminal, a pulse signal 102 output terminal, and a data signal output terminal, the data input terminal of the first transmission module 10 is connected to the output terminal of the OTP data generation module 30, the pulse signal 102 output terminal of the first transmission module 10 is connected to the pulse signal 102 input terminal of the second transmission module 20, the data signal output terminal of the first transmission module 10 is connected to the data input terminal of the second transmission module 20, and the first transmission module 10 is configured to obtain the predetermined OTP data 101 from the OTP data generation module 30, generate a pulse signal 102, and output the predetermined OTP data 101 and the pulse signal 102; a data output end of the second transmission module 20 is connected to a data input end of the OTP data processing module 40, and the second transmission module 20 is configured to receive the pulse signal 102 and the predetermined OTP data 101, and send the predetermined OTP data 101 to the OTP data processing module 40 according to the pulse signal 102; the OTP data processing module 40 is configured to receive the predetermined OTP data 101, and process the received predetermined OTP data 101.
The OTP data transmission device comprises an OTP data generation module, a first transmission module, at least two second transmission modules and at least two OTP data processing modules, wherein the OTP data generation module generates and stores preset OTP data; the first transmission module acquires the predetermined OTP data from the OTP data generation module, generates a pulse signal, and outputs the predetermined OTP data and the pulse signal; the second transmission module receives the pulse signal and the predetermined OTP data, and transmits the predetermined OTP data to the OTP data processing module according to the pulse signal; the OTP data processing module receives the predetermined OTP data and processes the received predetermined OTP data. Compared with the prior art in which the OTP data generation module and each OTP data processing module are connected by the multi-bit data line, that is, the predetermined OTP data is transmitted in a parallel manner, which results in a problem of high layout and wiring costs for transmitting the predetermined OTP data, the OTP data transmission apparatus of the present application acquires the predetermined OTP data of the OTP data generation module through the first transmission module, generates a pulse signal, receives the pulse signal and the predetermined OTP data through the second transmission module, and transmits the predetermined OTP data to the corresponding OTP data processing module according to the pulse signal, so that the OTP data processing module processes the received predetermined OTP data, realizes serial transmission of the predetermined OTP data, and ensures that only the pulse signal line and the data signal line between the first transmission module and the second transmission module pass through, namely, the two-line transmission mode can complete the transmission of the preset OTP data, the number of the interconnecting lines needed among the modules is small, and the low connection cost and the low integration difficulty of the OTP data transmission device are ensured.
According to an embodiment of the present invention, as shown in fig. 1 and fig. 2, the first transmission module 10 includes a first counter 103, a first multiplexer 104, and a pulse generator 105, wherein the first counter 103 is configured to count down from a bit width value, the bit width value is a bit width of the OTP data generation module 30, and output a first count value, and stop counting when the first count value is decreased to 0; an input end of the first multiplexer 104 is an input end of the first transmission module 10, an output end of the first multiplexer 104 is a data signal output end of the first transmission module 10, the first multiplexer 104 is further connected to a first end of the first counter 103, the first multiplexer 104 is configured to receive the first count value, read the predetermined OTP data from the OTP data generation module 30 according to the first count value, and output the predetermined OTP data; an input end of the pulse generator 105 is connected to a second end of the first counter 103, an output end of the pulse generator 105 is a pulse signal output end of the first transmission module 10, and the pulse generator 105 is configured to generate and output the pulse signal according to a first count value output by the first counter 103. The counter starts to count down from the bit width value of the OTP data generation module, sends the first count value, receives the first count value through the first multiplexer, reads the preset OTP data from the OTP data generation module according to the first count value and outputs the preset OTP data, and the pulse generator generates and sends the pulse signal according to the first count value, so that the problem of high layout and wiring cost of transmission of the preset OTP data in the prior art is further solved.
In order to further ensure the low wiring cost and the low integration difficulty of the above-mentioned transmission device, according to another embodiment of the present application, as shown in fig. 1, the second transmission module 20 is a first shift register 201, the pulse generator 105 has a plurality of pulse signal output terminals, as shown in fig. 1, the pulse generator 105 has N pulse signal outputs, where the N pulse signal outputs output one pulse signal 102 in a one-to-one correspondence, the pulse signal input terminals of the first shift register 201 are connected to the corresponding pulse signal output terminals of the pulse generator 105 in a one-to-one correspondence, the data input terminal of the first shift register 201 is connected to the output terminal of the first multiplexer 104, and the data output terminal of each of the first shift registers 201 is connected to the data input terminal of the OTP data processing module 40. Through the first shift register, serial transmission of the preset OTP data is further realized, and the transmission of the preset OTP data can be further completed only through a pulse signal line and a data signal line between the first transmission module and the second transmission module, namely a two-line transmission mode.
Of course, the connection mode of the OTP data transmission apparatus of the present application is not limited to the above-mentioned mode, and in order to further achieve more flexible layout and wiring while further alleviating the problem of high layout and wiring costs of the OTP data transmission in the prior art, according to another embodiment of the present application, as shown in fig. 2, the second transmission module includes second shift registers 202, all of the pulse signal input terminals of the second shift registers 202 are connected in series, all of the data input terminals of the second shift registers 202 are connected in series, the pulse signal data input terminal of the second shift register 202 located at the head of the series connection is connected to the output terminal of the pulse generator 105, the data input terminal of the second shift register 202 located at the head of the series connection is connected to the output terminal of the first multiplexer 104, the data output terminals of the second shift register 202 are connected to the data input terminals of the OTP data processing module 40 in a one-to-one correspondence. The transmission of the preset OTP data and the pulse signal is completed through the second shift register by sequentially connecting the pulse signal input end of the second shift register in series and then connecting the head part of the series connection, namely connecting the pulse signal data input end of the second shift register with the pulse signal output end of the series connection head part, so that the lower connection cost and the lower integration difficulty of the transmission device are further ensured.
In a specific embodiment, a data input terminal of one of the second shift registers is connected to a data output terminal of an adjacent second shift register, and clock input terminals of the second shift registers are connected in sequence.
Specifically, the predetermined OTP data is serially transmitted to the corresponding second shift register in turn at the beat of the first counter, the corresponding predetermined OTP data is latched in the corresponding second shift register after serial transmission, the predetermined OTP data transmission only needs to output 1 pulse line and 1 predetermined OTP data line, and all the modules are serially connected in a daisy chain manner.
Specifically, not only the transmission of the predetermined OTP data may be accomplished through the first shift register or the second shift register, according to a specific embodiment of the present application, the second transmission module is a decoding circuit module, pulse signal input terminals of all the decoding circuit modules are connected in series, data input terminals of all the decoding circuit modules are connected in series, a pulse signal input terminal of the decoding circuit module located at a head of the series connection is connected to an output terminal of the pulse generator, a data input terminal of the decoding circuit module located at a head of the series connection is connected to an output terminal of the first multiplexer, and data output terminals of the decoding circuit modules are connected to data input terminals of the OTP data processing module in a one-to-one correspondence.
In another specific embodiment of the present application, as shown in fig. 2 and fig. 3, the decoding circuit module includes a second counter 203, a second multiplexer 204, and a first data register 205, wherein an input end of the second counter 203 is connected to an output end of the pulse generator 105, the second counter 203 is configured to count the input pulse signal and output a second count value; the second multiplexer 204 has a data input terminal, a data output terminal, and a signal input terminal, the signal input terminal of the second multiplexer 204 is connected to the output terminal of the second counter 203, the data input terminal of the second multiplexer 204 is connected to the output terminal of the first multiplexer 104, the second multiplexer 204 is configured to receive the second count value and the predetermined OTP data, and output the predetermined OTP data when the second count value is the same as the predetermined OTP data; an input terminal of the first data register 205 is connected to a data output terminal of the second multiplexer 204, an output terminal of the first data register 205 is connected to the OTP data processing module 40, and the first data register 205 is configured to receive and store the predetermined OTP data output by the second multiplexer 204. The second counter is used for recording the number of input pulse signals and sending out the second counting value, the second counting value is received through the second multiplexer, the preset OTP data is sent out under the condition that the second counting value is the same as the received preset OTP data, the preset OTP data output by the second multiplexer is received through the first data register and stored, the preset OTP data is conveniently sent to the corresponding OTP data processing module, the flexibility of the layout and the wiring of the OTP transmission device is further ensured to be high, and meanwhile, the connection cost and the integration difficulty of the transmission device are further ensured to be low.
In a specific embodiment, the second transmission module may separately set a sequence corresponding to the desired predetermined OTP data, but the transmission apparatus needs to integrate a module including the second counter, the second multiplexer, and the first data register into each of the second transmission modules, and the design and verification are more complex than the first shift register and the second shift register.
Specifically, the input line of the second counter is a pulse line, and is used for recording the input pulse number, assuming that the second counter has a value of i, the second counter may indicate that the current data on the data line is the i-th bit data of the OTP, the second multiplexer stores the data of the data line in the corresponding first data register according to a preset sequence { a, b, … } of the required data, when the second counter has a value i matching the sequence (i ═ a), and when the sequence is completed, the second multiplexer completes decoding all the predetermined OTP data and stores the decoded data in the corresponding first data register, and the first data register is directly connected to the OTP data processing module, such as the RAM repair module, the initialization configuration module, and the security module.
According to another embodiment of the present application, as shown in fig. 1 and fig. 2, the OTP data generation module 30 includes a memory 301, a read/write controller 302, and a second data register 303, which are sequentially connected, wherein the memory 301 is used for storing the predetermined OTP data; the read/write controller 302 is configured to read the predetermined OTP data from the memory 301; the second data register 303 is configured to receive and store the predetermined OTP data transmitted by the read/write controller 302, wherein a start time of the down-counting of the first counter 103 is earlier than or equal to a predetermined time, and an update frequency of the first counter 103 is less than or equal to an update frequency of the second data register 303, where the predetermined time is a time when the predetermined OTP data is written into the second data register 303 by the read/write controller 302. The start time of the count-down of the first counter is earlier than or equal to the predetermined time, and the update frequency of the first counter is less than or equal to the update frequency of the second data register, which further ensures that the power consumption of the transmission apparatus is small.
Specifically, the read/write controller first reads the predetermined OTP data and stores the predetermined OTP data in the second data register, in order to ensure high data security, the second data register may be a read only register, the first counter starts counting down from a data bit width value, counts to 0 and stops counting, the pulse signal is generated on a pulse line of the corresponding first shift register or second shift register according to a bit segment where the first counter is located, the pulse line is used as a clock line of the corresponding first shift register or second shift register, and the first multiplexer selects corresponding data in the second data register to output to a data line according to a value of the first counter. With the decrement of the first counter, the data in the second data register is serially transmitted to the first shift register or the second shift register of the corresponding module, after the counter counts 0, the transmission of all the values of the data registers is completed, the clock line of the first shift register or the second shift register of each module has no pulse any more, so that the clock line is not inverted any more, and the power consumption of the shift registers is greatly reduced.
According to a specific embodiment of the present application, the OTP data generation module further includes a clock generator, the clock generator is connected to the second data register, the first counter is further configured to be connected to the clock generator, and when the first count value is 0, the first counter is further configured to send the first count value to the clock generator, so that the clock generator controls the second data register to exit from the operating state. The first count value is sent to the clock generator through the first counter, so that the clock generator controls the first data register to exit from the working state, the power consumption of the second data register is ensured to be low, and the power consumption of the transmission device is further ensured to be low.
In particular, the transmission device does not have the problem of cross-clock domain metastable state.
According to another embodiment of the present application, as shown in fig. 1 and fig. 2, the OTP data generation module 30 includes a memory 301, a read/write controller 302, and a second data register 303, which are sequentially connected, and a start time of the count-down of the first counter may be later than a predetermined time, where the predetermined time is a time when the read/write controller 302 writes the predetermined OTP data into the second data register 303.
Specifically, as shown in fig. 1 and fig. 2, the OTP data processing module 40 includes a RAM (Random Access Memory) repair module 401, an initialization configuration module 402, and a security module 403. And connecting the corresponding predetermined OTP data to the OTP data processing module by a direct wire.
In order to further achieve a more flexible layout and wiring, and at the same time ensure a higher integration level of the OTP data transmission apparatus, according to another specific embodiment of the present application, the first sub-apparatus is located in a first area, and the second sub-apparatuses are respectively located in second areas.
According to another exemplary embodiment of the present application, there is also provided an SOC including any one of the above OTP data transmitting apparatus.
The SOC includes any one of the OTP data transmission devices. Compared with the prior art that the OTP data generation module and each OTP data processing module are connected by the multi-bit data line, that is, the predetermined OTP data is transmitted in a parallel manner, which results in a problem of high layout and wiring cost for transmitting the predetermined OTP data, in the OTP data transmission device in the SOC of the present application, the predetermined OTP data of the OTP data generation module is acquired through the first transmission module to generate a pulse signal, the pulse signal and the predetermined OTP data are received through the second transmission module, and the predetermined OTP data is transmitted to the corresponding OTP data processing module according to the pulse signal, so that the received predetermined OTP data is processed by the OTP data processing module, serial transmission of the predetermined OTP data is realized, and it is ensured that only the pulse signal line and the data signal line between the first transmission module and the second transmission module are connected by the data signal line, namely, the two-line transmission mode can complete the transmission of the preset OTP data, the number of the interconnecting lines needed among the modules is small, and the low connection cost and the low integration difficulty of the SOC are ensured.
According to another specific embodiment of the present application, the OTP data generation module includes a memory, a read/write controller, and a second data register, where the second data register is a read-only register. The read-only register ensures that the security of the second data register is high.
From the above description, it can be seen that the above-described embodiments of the present application achieve the following technical effects:
1) the OTP data transmission device includes an OTP data generation module, a first transmission module, at least two second transmission modules, and at least two OTP data processing modules, where the OTP data generation module generates and stores predetermined OTP data; the first transmission module acquires the predetermined OTP data from the OTP data generation module, generates a pulse signal, and outputs the predetermined OTP data and the pulse signal; the second transmission module receives the pulse signal and the predetermined OTP data, and transmits the predetermined OTP data to the OTP data processing module according to the pulse signal; the OTP data processing module receives the predetermined OTP data and processes the received predetermined OTP data. Compared with the prior art in which the OTP data generation module and each OTP data processing module are connected by the multi-bit data line, that is, the predetermined OTP data is transmitted in a parallel manner, which results in a problem of high layout and wiring costs for transmitting the predetermined OTP data, the OTP data transmission apparatus of the present application acquires the predetermined OTP data of the OTP data generation module through the first transmission module, generates a pulse signal, receives the pulse signal and the predetermined OTP data through the second transmission module, and transmits the predetermined OTP data to the corresponding OTP data processing module according to the pulse signal, so that the OTP data processing module processes the received predetermined OTP data, realizes serial transmission of the predetermined OTP data, and ensures that only the pulse signal line and the data signal line between the first transmission module and the second transmission module pass through, namely, the two-line transmission mode can complete the transmission of the preset OTP data, the number of the interconnecting lines needed among the modules is small, and the low connection cost and the low integration difficulty of the OTP data transmission device are ensured.
2) The SOC of the present application includes any one of the OTP data transmission devices described above. Compared with the prior art in which the OTP data generation module and each OTP data processing module are connected by the multi-bit data line, that is, the predetermined OTP data is transmitted in a parallel manner, which results in a problem of high layout and wiring costs for transmitting the predetermined OTP data, the OTP data transmission apparatus in the SOC of the present application acquires the predetermined OTP data of the OTP data generation module through the first transmission module to generate a pulse signal, receives the pulse signal and the predetermined OTP data through the second transmission module, and transmits the predetermined OTP data to the corresponding OTP data processing module according to the pulse signal, so that the OTP data processing module processes the received predetermined OTP data, thereby implementing serial transmission of the predetermined OTP data and ensuring that only the pulse signal line and the data signal line between the first transmission module and the second transmission module are used for serial transmission of the predetermined OTP data, namely, the two-line transmission mode can complete the transmission of the preset OTP data, the number of the interconnecting lines needed among the modules is small, and the low connection cost and the low integration difficulty of the SOC are ensured.
The above description is only a preferred embodiment of the present application and is not intended to limit the present application, and various modifications and changes may be made by those skilled in the art. Any modification, equivalent replacement, improvement and the like made within the spirit and principle of the present application shall be included in the protection scope of the present application.

Claims (10)

1. An OTP data transmission apparatus, wherein the transmission apparatus comprises a first sub-apparatus and at least two second sub-apparatuses, the first sub-apparatus comprises an OTP data generation module and a first transmission module, the second sub-apparatus comprises a second transmission module and an OTP data processing module, wherein,
the OTP data generation module is used for generating and storing preset OTP data;
the first transmission module is provided with a data input end, a pulse signal output end and a data signal output end, the data input end of the first transmission module is connected with the output end of the OTP data generation module, the pulse signal output end of the first transmission module is connected with the pulse signal input end of the second transmission module, the data signal output end of the first transmission module is connected with the data input end of the second transmission module, and the first transmission module is used for acquiring the preset OTP data from the OTP data generation module, generating a pulse signal and outputting the preset OTP data and the pulse signal;
the data output end of the second transmission module is connected with the data input end of the OTP data processing module, and the second transmission module is used for receiving the pulse signal and the predetermined OTP data and sending the predetermined OTP data to the OTP data processing module according to the pulse signal;
the OTP data processing module is used for receiving the predetermined OTP data and processing the received predetermined OTP data.
2. The transmission apparatus according to claim 1, wherein the first transmission module comprises:
the first counter is used for counting down from a bit width value, outputting a first count value and stopping counting when the first count value is decremented to 0, wherein the bit width value is the bit width of the OTP data generation module;
the input end of the first multiplexer is the input end of the first transmission module, the output end of the first multiplexer is the data signal output end of the first transmission module, the first multiplexer is further connected with the first end of the first counter, the first multiplexer is used for receiving the first counting value, reading the predetermined OTP data from the OTP data generation module according to the first counting value and outputting the predetermined OTP data;
and the input end of the pulse generator is connected with the second end of the first counter, the output end of the pulse generator is the pulse signal output end of the first transmission module, and the pulse generator is used for generating and outputting the pulse signal according to a first count value output by the first counter.
3. The transmission apparatus according to claim 2, wherein the second transmission module is a first shift register, the pulse generator has a plurality of pulse signal output terminals, the pulse signal input terminals of the first shift register are connected to the corresponding pulse signal output terminals of the pulse generator in a one-to-one correspondence, the data input terminals of the first shift register are connected to the output terminals of the first multiplexer, and the data output terminal of each of the first shift registers is connected to the data input terminal of the OTP data processing module.
4. The transmission apparatus according to claim 2, wherein the second transmission module includes a second shift register, pulse signal input terminals of the second shift register are connected in series, data input terminals of the second shift register are connected in series, a pulse signal data input terminal of the second shift register located at a head of the series connection is connected to an output terminal of the pulse generator, a data input terminal of the second shift register located at a head of the series connection is connected to an output terminal of the first multiplexer, and data output terminals of the second shift register are connected to data input terminals of the OTP data processing module in a one-to-one correspondence.
5. The transmission apparatus according to claim 2, wherein the second transmission module is a decoding circuit module, pulse signal input terminals of the decoding circuit module are connected in series, data input terminals of the decoding circuit module are connected in series, a pulse signal input terminal of the decoding circuit module located at a head of the series connection is connected to an output terminal of the pulse generator, a data input terminal of the decoding circuit module located at a head of the series connection is connected to an output terminal of the first multiplexer, and data output terminals of the decoding circuit module are connected to data input terminals of the OTP data processing module in a one-to-one correspondence.
6. The transmission apparatus according to claim 5, wherein the decoding circuit module comprises:
the input end of the second counter is connected with the output end of the pulse generator, and the second counter is used for counting the input pulse signals and outputting a second count value;
a second multiplexer having a data input terminal, a data output terminal, and a signal input terminal, wherein the signal input terminal of the second multiplexer is connected to the output terminal of the second counter, the data input terminal of the second multiplexer is connected to the output terminal of the first multiplexer, the second multiplexer is configured to receive the second count value and the predetermined OTP data, and output the predetermined OTP data when the second count value is the same as the predetermined OTP data;
the input end of the first data register is connected with the data output end of the second multiplexer, the output end of the first data register is connected with the OTP data processing module, and the first data register is used for receiving and storing the preset OTP data output by the second multiplexer.
7. The transmission apparatus according to any one of claims 2 to 6, wherein the OTP data generation module comprises a memory, a read/write controller and a second data register which are connected in sequence,
the memory is used for storing the predetermined OTP data;
the read-write controller is used for reading the predetermined OTP data from the memory;
the second data register is used for receiving and storing the predetermined OTP data sent by the read-write controller,
wherein a start time of the count-down of the first counter is earlier than or equal to a predetermined time, and an update frequency of the first counter is less than or equal to an update frequency of the second data register, wherein the predetermined time is a time at which the read-write controller writes the predetermined OTP data into the second data register.
8. The transmission apparatus according to claim 7, wherein the OTP data generation module further comprises a clock generator, the clock generator is connected to the second data register, the first counter is further connected to the clock generator, and when the first count value is 0, the first counter is further configured to send the first count value to the clock generator, so that the clock generator controls the second data register to exit the operating state.
9. The transmission apparatus according to claim 1, wherein the first sub-apparatus is located in a first area and each of the second sub-apparatuses is located in a second area.
10. An SOC comprising the OTP data transmission apparatus of any one of claims 1 to 9.
CN202210445976.4A 2022-04-26 2022-04-26 OTP data transmission device and SOC Pending CN114968907A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202210445976.4A CN114968907A (en) 2022-04-26 2022-04-26 OTP data transmission device and SOC

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202210445976.4A CN114968907A (en) 2022-04-26 2022-04-26 OTP data transmission device and SOC

Publications (1)

Publication Number Publication Date
CN114968907A true CN114968907A (en) 2022-08-30

Family

ID=82980284

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202210445976.4A Pending CN114968907A (en) 2022-04-26 2022-04-26 OTP data transmission device and SOC

Country Status (1)

Country Link
CN (1) CN114968907A (en)

Similar Documents

Publication Publication Date Title
KR101507628B1 (en) System and method for data read of a synchronous serial interface nand
CN100418079C (en) serial peripheral interface memory element with parallel acceleration mode
US8464087B2 (en) Flash memory devices with high data transmission rates and memory systems including such flash memory devices
EP2101331A1 (en) Method for identification of SPI compatible serial memory devices
US6324114B1 (en) Semiconductor memory device using a plurality of semiconductor memory chips mounted in one system and a semiconductor memory system using a plurality of semiconductor memory devices
JP4896450B2 (en) Storage device
US6697287B2 (en) Memory controller and memory system apparatus
JPH0457295A (en) Electrically writable/erasable memory circuit
US6968435B2 (en) Non-volatile semiconductor memory device
US8738849B2 (en) Method and system for enhanced performance in serial peripheral interface
EP1220077B1 (en) Data processing apparatus and memory card using the same
US7971024B2 (en) Off-chip micro control and interface in a multichip integrated memory system
CN114968907A (en) OTP data transmission device and SOC
US6505266B1 (en) Method and apparatus for a mix signal module
EP1774529A1 (en) Fuse data storage system using core memory
US5261110A (en) System for performing writes to non-volatile memory elements in a minimal time
US6505304B1 (en) Timer apparatus which can simultaneously control a plurality of timers
TWI877737B (en) Memory system
US20060095692A1 (en) Programmable control interface device
US7263627B2 (en) System and method having strapping with override functions
JP2001084172A (en) Semiconductor storage device
JP2706849B2 (en) Optical coupling device and information device using the same
JP2000242517A (en) Semiconductor memory
JP2004288267A (en) Semiconductor memory device
US7609562B2 (en) Configurable device ID in non-volatile memory

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination