[go: up one dir, main page]

CN114959842B - Electroplating device and method for manufacturing packaging structure - Google Patents

Electroplating device and method for manufacturing packaging structure Download PDF

Info

Publication number
CN114959842B
CN114959842B CN202110190373.XA CN202110190373A CN114959842B CN 114959842 B CN114959842 B CN 114959842B CN 202110190373 A CN202110190373 A CN 202110190373A CN 114959842 B CN114959842 B CN 114959842B
Authority
CN
China
Prior art keywords
bus
block
cathodes
electric field
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202110190373.XA
Other languages
Chinese (zh)
Other versions
CN114959842A (en
Inventor
许嘉峻
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Advanced Semiconductor Engineering Inc
Original Assignee
Advanced Semiconductor Engineering Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Advanced Semiconductor Engineering Inc filed Critical Advanced Semiconductor Engineering Inc
Priority to CN202110190373.XA priority Critical patent/CN114959842B/en
Priority to TW111103432A priority patent/TWI821884B/en
Publication of CN114959842A publication Critical patent/CN114959842A/en
Application granted granted Critical
Publication of CN114959842B publication Critical patent/CN114959842B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • CCHEMISTRY; METALLURGY
    • C25ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
    • C25DPROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
    • C25D17/00Constructional parts, or assemblies thereof, of cells for electrolytic coating
    • CCHEMISTRY; METALLURGY
    • C25ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
    • C25DPROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
    • C25D17/00Constructional parts, or assemblies thereof, of cells for electrolytic coating
    • C25D17/004Sealing devices
    • CCHEMISTRY; METALLURGY
    • C25ELECTROLYTIC OR ELECTROPHORETIC PROCESSES; APPARATUS THEREFOR
    • C25DPROCESSES FOR THE ELECTROLYTIC OR ELECTROPHORETIC PRODUCTION OF COATINGS; ELECTROFORMING; APPARATUS THEREFOR
    • C25D17/00Constructional parts, or assemblies thereof, of cells for electrolytic coating
    • C25D17/007Current directing devices

Landscapes

  • Chemical & Material Sciences (AREA)
  • Engineering & Computer Science (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Electrochemistry (AREA)
  • Materials Engineering (AREA)
  • Metallurgy (AREA)
  • Organic Chemistry (AREA)
  • Electroplating Methods And Accessories (AREA)

Abstract

The present disclosure provides an electroplating apparatus and a method of manufacturing a package structure. According to some embodiments of the present disclosure, an electroplating apparatus includes a first bus; and a second bus, wherein an included angle is formed between the first bus and the second bus, the first bus comprises a first end portion close to the second bus and a first portion far away from the second bus, and a gap between cathodes of the first end portion of the first bus is larger than a gap between cathodes of the first portion.

Description

电镀装置及制造封装结构的方法Electroplating device and method for manufacturing packaging structure

技术领域Technical Field

本公开涉及一种电镀装置,并且更具体地涉及使用此电镀装置形成封装结构的方法。The present disclosure relates to an electroplating apparatus, and more particularly to a method of forming a package structure using the electroplating apparatus.

背景技术Background technique

为了增加产率,四边形的基板及应用于四边形基板的电镀装置开始被广泛地使用于各种半导体制造及/或封装之制程,例如电镀制程。在方形的基板上执行电镀制程时,会使用排列成对应基板形状的电极。由于在基板的夹角(corner)处容易累积电荷,使得夹角处的电场大于其他区域的电场,造成夹角处金属离子沉积的速度会大于其他区域,形成的电镀层会有均匀度不佳的问题。因此,需要寻求一种新的电镀装置及方法以改善上述的问题。In order to increase the yield, quadrilateral substrates and electroplating devices applied to quadrilateral substrates have begun to be widely used in various semiconductor manufacturing and/or packaging processes, such as electroplating processes. When performing an electroplating process on a square substrate, electrodes arranged in a corresponding substrate shape are used. Since charges are easily accumulated at the corners of the substrate, the electric field at the corners is greater than the electric field in other areas, causing the metal ion deposition rate at the corners to be greater than that in other areas, and the formed electroplating layer will have a problem of poor uniformity. Therefore, it is necessary to seek a new electroplating device and method to improve the above-mentioned problems.

发明内容Summary of the invention

根据本公开的一些实施例,一种电镀装置包括:一第一总线(bus line);以及一第二总线,其中所述第一总线及所述第二总线之间具有一夹角,所述第一总线包括一第一端部靠近所述第二总线,以及远离所述第二总线的一第一部分,其中所述第一总线的所述第一端部的阴极的间隙大于所述第一部分的阴极的间隙。According to some embodiments of the present disclosure, an electroplating device includes: a first bus line; and a second bus line, wherein the first bus line and the second bus line have an angle between them, the first bus line includes a first end close to the second bus line, and a first part away from the second bus line, wherein the cathode gap of the first end of the first bus line is larger than the cathode gap of the first part.

根据本公开的一些实施例,一种制造封装结构的方法包括:提供一电镀装置,其包括第一总线,以及第二总线,其中所述第一总线及所述第二总线之间具有一夹角,所述电镀装置进一步包括靠近所述夹角的一第一区块及远离所述夹角的一第二区块;以及提供位于所述第一区块内的第一总线的电场小于位于第二区块内的第一总线的电场。According to some embodiments of the present disclosure, a method for manufacturing a packaging structure includes: providing an electroplating device, which includes a first bus and a second bus, wherein the first bus and the second bus have an angle between them, and the electroplating device further includes a first block close to the angle and a second block away from the angle; and providing an electric field of the first bus located in the first block that is smaller than the electric field of the first bus located in the second block.

附图说明BRIEF DESCRIPTION OF THE DRAWINGS

当与附图一起阅读以下详细描述时,可以根据以下详细描述容易地理解本公开的各方面。应当注意的是,各种特征可能未按比例绘制。实际上,为了讨论的清楚起见,可以任意增大或减小各种特征的尺寸。When the following detailed description is read together with the accompanying drawings, various aspects of the present disclosure can be easily understood according to the following detailed description. It should be noted that various features may not be drawn to scale. In fact, the size of various features may be arbitrarily increased or reduced for the sake of clarity of discussion.

图1是根据本公开的比较例之电镀装置的部份的截面图。FIG. 1 is a cross-sectional view of a portion of an electroplating apparatus according to a comparative example of the present disclosure.

图2是根据本公开的比较例之电镀装置的仰视图。FIG. 2 is a bottom view of an electroplating apparatus according to a comparative example of the present disclosure.

图3是根据本公开的比较例之电镀装置及基板的上视图。FIG. 3 is a top view of an electroplating device and a substrate according to a comparative example of the present disclosure.

图4绘示执行电镀制程中,对应基板不同区域的金属浓度的示意图。FIG. 4 is a schematic diagram showing metal concentrations in different regions of a substrate during an electroplating process.

图5绘示使用比较例的电镀装置所形成的封装结构的截面图。FIG. 5 is a cross-sectional view of a package structure formed by using an electroplating device according to a comparative example.

图6是根据本公开的实施例之电镀装置的上视图。FIG. 6 is a top view of an electroplating apparatus according to an embodiment of the present disclosure.

图7是根据本公开的实施例之电镀装置的上视图。FIG. 7 is a top view of an electroplating apparatus according to an embodiment of the present disclosure.

图8是根据本公开的实施例之电镀装置的上视图。FIG. 8 is a top view of an electroplating apparatus according to an embodiment of the present disclosure.

图9是根据本公开的实施例之电镀装置的上视图。FIG. 9 is a top view of an electroplating apparatus according to an embodiment of the present disclosure.

图10是根据本公开的实施例之电镀装置的上视图。FIG. 10 is a top view of an electroplating apparatus according to an embodiment of the present disclosure.

图11是根据本公开的实施例之电镀装置的上视图。FIG. 11 is a top view of an electroplating apparatus according to an embodiment of the present disclosure.

图12是根据本公开的实施例之电镀装置的上视图。FIG. 12 is a top view of an electroplating apparatus according to an embodiment of the present disclosure.

图13是根据本公开的实施例之电镀装置的上视图。FIG. 13 is a top view of an electroplating apparatus according to an embodiment of the present disclosure.

图14是根据本公开的实施例之电镀装置的上视图。FIG. 14 is a top view of an electroplating apparatus according to an embodiment of the present disclosure.

图15绘示根据本公开的实施例的封装结构的截面图。FIG. 15 is a cross-sectional view of a package structure according to an embodiment of the present disclosure.

贯穿附图和具体实施方式,使用共同的附图标记来指示相同或类似的组件。根据以下结合附图进行的详细描述,本公开将更加明显。Throughout the drawings and detailed description, common reference numerals are used to indicate the same or similar components. The present disclosure will become more apparent from the following detailed description taken in conjunction with the accompanying drawings.

具体实施方式Detailed ways

以下公开提供了用于实施所提供主题的不同特征的许多不同实施例或实例。以下描述了组件和布置的具体实例。当然,这些仅是实例并且不旨在是限制性的。在本公开中,对在第二特征之上或上形成或设置第一特征的引用可以包含将第一特征和第二特征被形成或设置为直接接触的实施例,并且还可以包含可以在第一特征与第二特征之间形成或设置另外的特征使得第一特征和第二特征可以不直接接触的实施例。另外,本公开可以在各个实例中重复附图标记和/或字母。这种重复是为了简单和清晰的目的并且本身并不指示所讨论的各个实施例和/或配置之间的关系。The following disclosure provides many different embodiments or examples for implementing the different features of the provided subject matter. The specific examples of components and arrangements are described below. Of course, these are only examples and are not intended to be restrictive. In the present disclosure, references to forming or arranging a first feature on or above a second feature may include embodiments in which the first feature and the second feature are formed or arranged to be in direct contact, and may also include embodiments in which additional features may be formed or arranged between the first feature and the second feature so that the first feature and the second feature may not be in direct contact. In addition, the present disclosure may repeat reference numerals and/or letters in various examples. This repetition is for the purpose of simplicity and clarity and does not itself indicate the relationship between the various embodiments and/or configurations discussed.

下文详细讨论了本公开的实施例。然而,应当理解的是,本公开提供了许多可以在各种各样的特定环境下具体化的适用概念。所讨论的具体实施例仅是说明性的,而不限制本公开的范围。The following is a detailed discussion of embodiments of the present disclosure. However, it should be understood that the present disclosure provides many applicable concepts that can be embodied in a variety of specific environments. The specific embodiments discussed are merely illustrative and do not limit the scope of the present disclosure.

图1是根据本公开的比较例之电镀装置10'及基板20的部份的截面图。FIG. 1 is a cross-sectional view of a portion of an electroplating apparatus 10 ′ and a substrate 20 according to a comparative example of the present disclosure.

如图1所示,电镀装置10'可包括基板载体11'、电极固定构件12'及导电层13'。电镀装置10'可为用于执行例如电镀制程之电镀装置。具体而言,基板20可放置于电镀装置10'上,并与电镀装置10'一同置入一电镀槽(未绘示),以执行电镀制程,以在基板20的表面上形成一线路层(或电镀层)。在图1中,仅绘示电镀装置10'的部分组件。电镀装置10'可具有其他的组件,例如电源、阳极及/或其他组件。As shown in FIG. 1 , the electroplating device 10' may include a substrate carrier 11', an electrode fixing member 12' and a conductive layer 13'. The electroplating device 10' may be an electroplating device for performing, for example, an electroplating process. Specifically, the substrate 20 may be placed on the electroplating device 10' and placed in an electroplating tank (not shown) together with the electroplating device 10' to perform an electroplating process to form a circuit layer (or electroplating layer) on the surface of the substrate 20. In FIG. 1 , only some components of the electroplating device 10' are shown. The electroplating device 10' may have other components, such as a power supply, an anode and/or other components.

基板载体11'可用于承载基板20。基板载体11'可具有凹槽(未绘示)以容纳基板20。基板载体11'可具有其他用以固定基板20的构件。The substrate carrier 11 ′ can be used to carry the substrate 20 . The substrate carrier 11 ′ can have a groove (not shown) to accommodate the substrate 20 . The substrate carrier 11 ′ can have other components for fixing the substrate 20 .

电极固定构件12'可用于设置或固定导电层13'。电极固定构件12'可与基板载体11'相接。例如,电极固定构件12'可设置在基板载体11'之上,并与基板载体11'直接接触。电极固定构件12'与基板载体11'可为一体成形。或者,电极固定构件12'与基板载体11'为可经由拆解而分离成两个分隔的组件。电极固定构件12'亦可不与基板载体11'相接。例如,电极固定构件12'可经由其他组件而搭载于基板载体11'上。The electrode fixing component 12' can be used to set or fix the conductive layer 13'. The electrode fixing component 12' can be connected to the substrate carrier 11'. For example, the electrode fixing component 12' can be set on the substrate carrier 11' and directly contact the substrate carrier 11'. The electrode fixing component 12' and the substrate carrier 11' can be formed as one piece. Alternatively, the electrode fixing component 12' and the substrate carrier 11' can be separated into two separate components by disassembly. The electrode fixing component 12' may not be connected to the substrate carrier 11'. For example, the electrode fixing component 12' can be mounted on the substrate carrier 11' via other components.

导电层13'可设置于电极固定构件12'上。导电层13'可包含连接构件131'及阴极132'。连接构件131'可用于电连接及/或固定复数个阴极132'。阴极132'可用于接触基板20,以提供电流至基板20之表面。例如,连接构件131'可连接至一电源,当阴极132'与基板20接触时,电流可经由连接构件131'及阴极132'而被施加至基板20的表面上。The conductive layer 13' may be disposed on the electrode fixing member 12'. The conductive layer 13' may include a connecting member 131' and a cathode 132'. The connecting member 131' may be used to electrically connect and/or fix a plurality of cathodes 132'. The cathode 132' may be used to contact the substrate 20 to provide current to the surface of the substrate 20. For example, the connecting member 131' may be connected to a power source, and when the cathode 132' contacts the substrate 20, current may be applied to the surface of the substrate 20 via the connecting member 131' and the cathode 132'.

基板20可为玻璃基板、晶圆及/或其他适合的基板。基板20的表面可用于形成一线路层。上述线路层可用于电连接例如一或多个电子组件,例如芯片或其他适合的电子组件。The substrate 20 may be a glass substrate, a wafer and/or other suitable substrates. The surface of the substrate 20 may be used to form a circuit layer. The circuit layer may be used to electrically connect, for example, one or more electronic components, such as a chip or other suitable electronic components.

屏蔽层31(mask layer)可设置于基板20上。屏蔽层31可为绝缘材料,例如光阻或其他适合的组件。屏蔽层31可用于定义形成在基板20表面上的电镀图案。例如,屏蔽层31可遮住基板20的表面的第一部份,并露出基板20的表面的第二部份。可在基板20的表面的第二部份上形成一晶种层(未绘示),并藉由电镀制程形成线路层于基板20的表面的第二部份上。A mask layer 31 may be disposed on the substrate 20. The mask layer 31 may be an insulating material, such as a photoresist or other suitable components. The mask layer 31 may be used to define a plating pattern formed on the surface of the substrate 20. For example, the mask layer 31 may cover a first portion of the surface of the substrate 20 and expose a second portion of the surface of the substrate 20. A seed layer (not shown) may be formed on the second portion of the surface of the substrate 20, and a circuit layer may be formed on the second portion of the surface of the substrate 20 by an electroplating process.

支撑件32可用于隔开屏蔽层31及电极固定构件12'。可调整支撑件32的长度,以调整阴极132'与基板20的相对位置。The support member 32 can be used to separate the shielding layer 31 and the electrode fixing member 12 ′. The length of the support member 32 can be adjusted to adjust the relative position of the cathode 132 ′ and the substrate 20 .

图2是根据本公开的比较例之电镀装置10'的仰视图。为了简洁,并未绘示基板载体11'。Fig. 2 is a bottom view of an electroplating device 10' according to a comparative example of the present disclosure. For the sake of simplicity, the substrate carrier 11' is not shown.

如图2所示,电极固定构件12'可具有四边形的轮廓。电极固定构件12'亦可具有其他适合的轮廓,例如,多边形或其他适合的轮廓。电极固定构件12'可为中央部份具有挖空图案的环形轮廓,亦可具有中央部份不具有挖空图案的轮廓。电极固定构件12'可覆盖连接构件131'及/或阴极132'。电极固定构件12'可完全地或部份地覆盖连接构件131'及/或阴极132'。As shown in FIG. 2 , the electrode fixing member 12 ′ may have a quadrilateral profile. The electrode fixing member 12 ′ may also have other suitable profiles, for example, a polygonal or other suitable profiles. The electrode fixing member 12 ′ may be an annular profile with a hollowed-out pattern in the central portion, or may have a profile without a hollowed-out pattern in the central portion. The electrode fixing member 12 ′ may cover the connecting member 131 ′ and/or the cathode 132 ′. The electrode fixing member 12 ′ may completely or partially cover the connecting member 131 ′ and/or the cathode 132 ′.

连接构件131'可具有四边形的轮廓。连接构件131'亦可具有其他适合的轮廓,例如,多边形或其他适合的轮廓。连接构件131'可为中央部份具有挖空图案的环形轮廓。导电层13或连接构件131'可具有总线(bus line)13e1及相邻于总线13e1的总线13e2。总线13e1可延一第一方向延伸,总线13e2可沿第二方向延伸。第一方向可与第二方向不同。第一方向可大抵上与第二方向垂直。总线13e1可与总线13e2连接。总线13e1可不与总线13e2连接。夹角13c1可由总线13e1及总线13e2构成。The connecting member 131' may have a quadrilateral profile. The connecting member 131' may also have other suitable profiles, for example, a polygonal or other suitable profiles. The connecting member 131' may be a ring profile with a hollowed-out pattern in the central portion. The conductive layer 13 or the connecting member 131' may have a bus line 13e1 and a bus line 13e2 adjacent to the bus line 13e1. The bus line 13e1 may extend in a first direction, and the bus line 13e2 may extend in a second direction. The first direction may be different from the second direction. The first direction may be substantially perpendicular to the second direction. The bus line 13e1 may be connected to the bus line 13e2. The bus line 13e1 may not be connected to the bus line 13e2. The angle 13c1 may be formed by the bus line 13e1 and the bus line 13e2.

阴极132'可设置在连接构件131'的每一个边上,例如总线13e1及总线13e2。连接构件131'的一个边(例如总线13e1)至少存在一个阴极132'与连接构件131'相接。每一个阴极132'可由连接构件131'的边(例如总线13e1的总线13e2)朝向连接构件131'的中央部份(例如连接构件131'所定义的挖空图案)延伸。每一个阴极132'可具有与连接构件131'重叠(或接触)的部份以及不与连接构件131'重叠(或接触)的部份。The cathode 132' may be disposed on each side of the connecting member 131', such as the bus 13e1 and the bus 13e2. At least one cathode 132' is present on one side of the connecting member 131' (such as the bus 13e1) and is connected to the connecting member 131'. Each cathode 132' may extend from the side of the connecting member 131' (such as the bus 13e2 of the bus 13e1) toward the central portion of the connecting member 131' (such as the hollowed-out pattern defined by the connecting member 131'). Each cathode 132' may have a portion overlapping (or contacting) the connecting member 131' and a portion not overlapping (or contacting) the connecting member 131'.

如图2所示,电极固定构件12'对应总线13e1处可具有非端部R1及端部R2。由上视或仰视的视角观看,非端部R1与端部R2可具有相同的面积。端部R2与夹角13c1的距离可与非端部R1与夹角13c1的距离不同。端部R2相较于非端部R1更靠近夹角13c1。非端部R1及端部R2为假想之区域,其用以计算在单位面积中,阴极132'所占之面积比。具体而言,阴极132'在非端部R1所占之面积比,可定义为在上视或仰视的视角中,阴极132'与非端部R1重叠之面积;阴极132'在端部R2所占之面积比,可定义为在上视或仰视的视角中,阴极132'与端部R2重叠之面积。如图2所示,在比较例中,阴极132'在非端部R1内所占的面积比与阴极132'在端部R2内所占的面积比相同。As shown in FIG. 2 , the electrode fixing member 12 ′ may have a non-end R1 and an end R2 at the corresponding bus 13e1. When viewed from an upward or downward perspective, the non-end R1 and the end R2 may have the same area. The distance between the end R2 and the angle 13c1 may be different from the distance between the non-end R1 and the angle 13c1. The end R2 is closer to the angle 13c1 than the non-end R1. The non-end R1 and the end R2 are imaginary areas, which are used to calculate the area ratio of the cathode 132 ′ in a unit area. Specifically, the area ratio of the cathode 132 ′ in the non-end R1 can be defined as the area of the cathode 132 ′ overlapping with the non-end R1 in an upward or downward perspective; the area ratio of the cathode 132 ′ in the end R2 can be defined as the area of the cathode 132 ′ overlapping with the end R2 in an upward or upward perspective. As shown in FIG. 2 , in the comparative example, the area ratio of the cathode 132 ′ in the non-end portion R1 is the same as the area ratio of the cathode 132 ′ in the end portion R2 .

图3是根据本公开的比较例之电镀装置10'及基板20的上视图。为清楚表示基板20与阴极132'的位置关系,省略部份组件。此外,基板20被阴极132'覆盖的部分以虚线表示。3 is a top view of the electroplating device 10' and the substrate 20 according to the comparative example of the present disclosure. To clearly show the positional relationship between the substrate 20 and the cathode 132', some components are omitted. In addition, the portion of the substrate 20 covered by the cathode 132' is indicated by a dotted line.

如图3所示,基板20可具有四边形的轮廓。基板20亦可具有其他适合的轮廓,例如,多边形或其他适合的轮廓。基板20与阴极132'具有重叠之处。阴极132'可具有与基板20接触之部份。阴极132'在非端部R1内所占的面积比大抵上正比于在基板20对应非端部R1内阴极132'与基板20接触之面积,阴极132'在端部R2内所占的面积比大抵上正比于阴极132'与基板20对应端部R2内阴极132'与基板20接触之面积。在单位面积中,阴极132'与基板20接触或重叠之面积影响此单位面积所接收的电流密度。例如,若阴极132'与基板20于单位面积之接触或重叠之面积越大,则在此单位面积所接收的电流密度越大。在比较例,由于阴极132'在非端部R1内所占的面积比与阴极132'在端部R2内所占的面积比相同,因此,电镀装置10'在基板20对应非端部R1处所施加的电流密度与在基板20对应端部R2处所施加的电流密度大抵上相同。As shown in FIG. 3 , the substrate 20 may have a quadrilateral profile. The substrate 20 may also have other suitable profiles, such as a polygon or other suitable profiles. The substrate 20 and the cathode 132' have overlapping areas. The cathode 132' may have a portion in contact with the substrate 20. The area ratio of the cathode 132' in the non-end R1 is roughly proportional to the area of the cathode 132' in contact with the substrate 20 in the non-end R1 corresponding to the substrate 20, and the area ratio of the cathode 132' in the end R2 is roughly proportional to the area of the cathode 132' in contact with the substrate 20 in the end R2 corresponding to the substrate 20. In a unit area, the area of the cathode 132' in contact with or overlapping the substrate 20 affects the current density received by this unit area. For example, if the area of the cathode 132' in contact with or overlapping the substrate 20 per unit area is larger, the current density received by this unit area is larger. In the comparative example, since the area ratio of the cathode 132' in the non-end R1 is the same as the area ratio of the cathode 132' in the end R2, the current density applied by the electroplating device 10' at the non-end R1 of the substrate 20 is substantially the same as the current density applied at the end R2 of the substrate 20.

如图3所示,基板20具有与导电层13'的夹角对应的夹角。例如,基板20具有与夹角13c1对应的夹角20c1,以及与夹角13c2对应的夹角20c2。当执行电镀制程时,基板20的夹角处(例如夹角20c1及夹角20c2)容易产生尖端放电(corona discharge),因此在执行电镀制程时,夹角20c1及夹角20c2处较容易产生相对较大的电场,而影响电镀层的厚度及其均匀度。具体而言,若在基板20中靠近夹角20c1处(例如对应端部R2处)与远离夹角20c1处(例如对应非端部R1处)给予两者相同的电流密度,则在基板20中靠近夹角20c1处(例如对应端部R2处)会产生比较大的电场,在远离夹角20c1处(例如对应非端部R1处)会产生比较大的电场,使得靠近夹角处与远离夹角处的线路层的厚度不同。As shown in FIG3 , the substrate 20 has an angle corresponding to the angle of the conductive layer 13 ′. For example, the substrate 20 has an angle 20c1 corresponding to the angle 13c1, and an angle 20c2 corresponding to the angle 13c2. When the electroplating process is performed, the angles of the substrate 20 (such as the angle 20c1 and the angle 20c2) are prone to generate corona discharge, so when the electroplating process is performed, the angles 20c1 and the angle 20c2 are more likely to generate a relatively large electric field, which affects the thickness and uniformity of the electroplated layer. Specifically, if the same current density is given to both the position near the angle 20c1 (for example, corresponding to the end R2) and the position away from the angle 20c1 (for example, corresponding to the non-end R1) in the substrate 20, a relatively large electric field will be generated near the angle 20c1 (for example, corresponding to the end R2) in the substrate 20, and a relatively large electric field will be generated away from the angle 20c1 (for example, corresponding to the non-end R1), so that the thickness of the circuit layer near the angle and away from the angle are different.

参阅图4,图4绘示在比较例中,执行电镀制程时,对应基板20不同区域的金属离子M的浓度的示意图。Referring to FIG. 4 , FIG. 4 is a schematic diagram showing the concentration of metal ions M corresponding to different regions of the substrate 20 when performing an electroplating process in a comparative example.

在执行电镀制程时,电镀装置10'及基板20会放入一电镀槽(未绘示)中,电镀装置10'的导电层13'可电连接至一电源(未绘示)的阴极。在电源的阳极与阴极之间会产生一电场,使电镀液中的金属离子M因电场而聚集至阴极,并还原成金属而沉积至基板20上。如同先前所述,由于尖端放电,若对基板20的不同区域施加相同的电流密度,则在基板20中靠近夹角20c1及靠近夹角20c2处可产生较大的电场,在基板20中远离夹角20c1及远离夹角20c2处可产生较小的电场。因此,电镀液中的金属离子M会比较容易聚集在靠近夹角20c1及靠近夹角20c2处,较难聚集在远离夹角20c1及远离夹角20c2处,使得靠近夹角20c1及靠近夹角20c2处的金属离子M的浓度较大,远离夹角20c1及远离夹角20c2处的金属离子M的浓度较小。结果,在靠近夹角(例如夹角20c1及夹角20c2)处形成的线路层的厚度与远离夹角处形成的线路层的厚度之间会有相对较大的厚度差。When performing the electroplating process, the electroplating device 10' and the substrate 20 are placed in an electroplating tank (not shown), and the conductive layer 13' of the electroplating device 10' can be electrically connected to the cathode of a power source (not shown). An electric field is generated between the anode and cathode of the power source, so that the metal ions M in the electroplating solution are gathered to the cathode due to the electric field, and are reduced to metal and deposited on the substrate 20. As mentioned above, due to the tip discharge, if the same current density is applied to different areas of the substrate 20, a larger electric field can be generated near the angle 20c1 and near the angle 20c2 in the substrate 20, and a smaller electric field can be generated far from the angle 20c1 and far from the angle 20c2 in the substrate 20. Therefore, the metal ions M in the electroplating solution are more likely to gather near the angle 20c1 and the angle 20c2, and are less likely to gather far from the angle 20c1 and the angle 20c2, so that the concentration of the metal ions M near the angle 20c1 and the angle 20c2 is relatively large, and the concentration of the metal ions M far from the angle 20c1 and the angle 20c2 is relatively small. As a result, there is a relatively large thickness difference between the thickness of the circuit layer formed near the angle (for example, the angle 20c1 and the angle 20c2) and the thickness of the circuit layer formed far from the angle.

图5绘示使用比较例的电镀装置10'所形成的封装结构40'的截面图。FIG. 5 is a cross-sectional view of a package structure 40 ′ formed by using the electroplating device 10 ′ of the comparative example.

在执行电镀制程后,线路层31'、线路层32'及线路层33'形成于基板20上。线路层31'、线路层32'及线路层33'可包含金属,例如铜、银、金、铝、镍、锌、铬或其他适合的材料。其中,线路层31'设置在靠近夹角20c1处,线路层33'设置在靠近夹角20c2处,线路层32'设置在远离夹角20c1及夹角20c2处。如先前所述,由于尖端放电,在对应夹角20c1处形成的线路层31'之厚度会大于线路层32'的厚度,在对应夹角20c2处形成的线路层33'之厚度会大于线路层32'的厚度。在比较例中,线路层的厚度之均匀度的标准偏差大于10%,对后续的制程(例如将电子组件安装在线路层上)有负面的影响,而降低封装结构40'的良率。After the electroplating process is performed, the circuit layer 31', the circuit layer 32' and the circuit layer 33' are formed on the substrate 20. The circuit layer 31', the circuit layer 32' and the circuit layer 33' may include metals, such as copper, silver, gold, aluminum, nickel, zinc, chromium or other suitable materials. Among them, the circuit layer 31' is arranged near the angle 20c1, the circuit layer 33' is arranged near the angle 20c2, and the circuit layer 32' is arranged away from the angle 20c1 and the angle 20c2. As previously described, due to the tip discharge, the thickness of the circuit layer 31' formed at the corresponding angle 20c1 will be greater than the thickness of the circuit layer 32', and the thickness of the circuit layer 33' formed at the corresponding angle 20c2 will be greater than the thickness of the circuit layer 32'. In the comparative example, the standard deviation of the uniformity of the thickness of the circuit layer is greater than 10%, which has a negative impact on the subsequent process (such as mounting electronic components on the circuit layer), thereby reducing the yield of the packaging structure 40'.

为了进一步提升电镀制程的良率,本公开的实施例通过预先设计电镀装置的阴极的图案配置使得不同区域的阴极具有不同的面积及/或间隙,或控制给予不同区域的阴极不同的电流,以补偿前述尖端户造成的电场不均问题。In order to further improve the yield of the electroplating process, the embodiments of the present disclosure pre-design the cathode pattern configuration of the electroplating device so that the cathodes in different areas have different areas and/or gaps, or control the different currents given to the cathodes in different areas to compensate for the electric field unevenness problem caused by the aforementioned tip cathode.

图6是根据本公开的实施例之电镀装置10a与基板20的上视图。为了简洁,部份的组件(例如基板载体、电极固定构件)并未绘示。电镀装置10a可与电镀装置10'相同或相似,其中之一的不同处在于阴极132a。阴极13可包含连接构件131及阴极132a。连接构件131可与连接构件131'相同。阴极132a包括位于非端部R1内的阴极1321及位于端部R2内的阴极1322。在一些实施例,在非端部R1内的阴极1321所占的第一面积比不同于端部R2内阴极1322所占的第二面积比。在一些实施例,第一面积比大于第二面积比。在一些实施例,从上视图的视角观看,每一个阴极1321的面积与每一个阴极1322的面积相同,亦即,每一个阴极1321与基板20接触的面积与每一个阴极1322与基板20接触的面积相等。在一些实施例,在非端部R1内的阴极1321的数量大于在端部R2内的阴极1322的数量。在一些实施例,在非端部R1内的阴极1321的间隙(pitch)小于在端部R2内的阴极1322的间隙。FIG. 6 is a top view of an electroplating device 10a and a substrate 20 according to an embodiment of the present disclosure. For simplicity, some components (such as a substrate carrier, an electrode fixing member) are not shown. The electroplating device 10a may be the same or similar to the electroplating device 10', one of the differences being the cathode 132a. The cathode 13 may include a connecting member 131 and a cathode 132a. The connecting member 131 may be the same as the connecting member 131'. The cathode 132a includes a cathode 1321 located in the non-end R1 and a cathode 1322 located in the end R2. In some embodiments, the first area ratio occupied by the cathode 1321 in the non-end R1 is different from the second area ratio occupied by the cathode 1322 in the end R2. In some embodiments, the first area ratio is greater than the second area ratio. In some embodiments, from the perspective of the top view, the area of each cathode 1321 is the same as the area of each cathode 1322, that is, the area of each cathode 1321 in contact with the substrate 20 is equal to the area of each cathode 1322 in contact with the substrate 20. In some embodiments, the number of cathodes 1321 in non-end portion R1 is greater than the number of cathodes 1322 in end portion R2. In some embodiments, the pitch of cathodes 1321 in non-end portion R1 is smaller than the pitch of cathodes 1322 in end portion R2.

在此实施例,改变了单位面积中,阴极(例如阴极1321及阴极1322)所占的面积比,来调整阴极132a与基板20的接触或重叠的面积,改变了施加在基板20上的电流密度。如图6所示,在靠近夹角13c1处的端部R2的阴极1322所占的第二面积比小于在远离夹角13c1处的非端部R1的阴极1321所占的第一面积比,使得基板20对应端部R2处(或靠近夹角20c1处)所得到的电流密度小于基板20对应非端部R1处(或远离夹角20c1处)所得到的电流密度。在此实施例,在基板20中容易产生相对较强的电场处给予较小的电流密度,在基板20中容易产生相对较弱处给予较大的电流密度,使得上述两处产生的电场差异变小。藉此,来改善形成在基板20上的线路层的厚度的均匀度,提升封装结构的制造良率。In this embodiment, the area ratio of the cathode (e.g., cathode 1321 and cathode 1322) per unit area is changed to adjust the contact or overlap area of cathode 132a and substrate 20, thereby changing the current density applied to substrate 20. As shown in FIG6 , the second area ratio of cathode 1322 at end R2 near angle 13c1 is smaller than the first area ratio of cathode 1321 at non-end R1 far from angle 13c1, so that the current density obtained at corresponding end R2 of substrate 20 (or near angle 20c1) is smaller than the current density obtained at corresponding non-end R1 of substrate 20 (or far from angle 20c1). In this embodiment, a smaller current density is given to a relatively strong electric field in substrate 20, and a larger current density is given to a relatively weak electric field in substrate 20, so that the difference in electric field generated at the above two places becomes smaller. In this way, the uniformity of the thickness of the circuit layer formed on substrate 20 is improved, and the manufacturing yield of the packaging structure is improved.

图7是根据本公开的实施例之电镀装置10b的上视图。电镀装置10b可与电镀装置10a相同或相似,其中之一的不同处在于阴极132b的排列方式。连接构件131可具有总线13e3,总线13e3可与总线13e1相邻,并面向总线13e2。夹角13c3可由总线13e1及总线13e3构成。电镀装置10b可具有端部R3。端部R2与端部R3位于总线13e1的两侧。非端部R1位于端部R2与端部R3之间。相较于非端部R1,端部R3可更靠近夹角13c3。在一些实施例,在非端部R1内的阴极1321所占的第一面积比不同于端部R3内阴极1323所占的第三面积比。在一些实施例,在靠近夹角13c3处的端部R3的阴极1323所占的第三面积比小于在远离夹角13c1处的非端部R1的阴极1321所占的第一面积比。在一些实施例,在靠近夹角13c3处的端部R3的阴极1323所占的第三面积比大抵上与靠近夹角13c1处的端部R2的阴极1322所占的第二面积比相等。FIG7 is a top view of an electroplating device 10b according to an embodiment of the present disclosure. The electroplating device 10b may be the same or similar to the electroplating device 10a, one of the differences being the arrangement of the cathode 132b. The connecting member 131 may have a bus 13e3, and the bus 13e3 may be adjacent to the bus 13e1 and face the bus 13e2. The angle 13c3 may be formed by the bus 13e1 and the bus 13e3. The electroplating device 10b may have an end R3. The end R2 and the end R3 are located on both sides of the bus 13e1. The non-end R1 is located between the end R2 and the end R3. Compared to the non-end R1, the end R3 may be closer to the angle 13c3. In some embodiments, the first area ratio occupied by the cathode 1321 in the non-end R1 is different from the third area ratio occupied by the cathode 1323 in the end R3. In some embodiments, the third area ratio occupied by the cathode 1323 at the end R3 near the angle 13c3 is less than the first area ratio occupied by the cathode 1321 at the non-end R1 away from the angle 13c1. In some embodiments, the third area ratio occupied by the cathode 1323 at the end R3 near the angle 13c3 is substantially equal to the second area ratio occupied by the cathode 1322 at the end R2 near the angle 13c1.

在此实施例,改变了单位面积中,阴极(例如阴极1321、阴极1322及阴极1323)所占的面积比,来调整阴极132b与基板20的接触或重叠的面积,改变了施加在基板20上的电流密度。如图7所示,改变非端部R1、端部R2及端部R3相对的阴极132b所占的面积比,调整基板20对应非端部R1、端部R2及端部R3处所得到的电流密度。在此实施例,在基板20中容易产生相对较强的电场处给予较小的电流密度,在基板20中容易产生相对较弱处给予较大的电流密度,使得上述两处产生的电场差异变小。藉此,来改善形成在基板20上的线路层的厚度的均匀度,提升封装结构的制造良率。In this embodiment, the area ratio of the cathode (e.g., cathode 1321, cathode 1322, and cathode 1323) per unit area is changed to adjust the contact or overlapping area of cathode 132b and substrate 20, thereby changing the current density applied to substrate 20. As shown in FIG7 , the area ratio of the cathode 132b relative to non-end R1, end R2, and end R3 is changed to adjust the current density obtained at the non-end R1, end R2, and end R3 of substrate 20. In this embodiment, a smaller current density is given to a relatively strong electric field easily generated in the substrate 20, and a larger current density is given to a relatively weak electric field easily generated in the substrate 20, so that the difference in electric field generated in the above two places becomes smaller. In this way, the uniformity of the thickness of the circuit layer formed on the substrate 20 is improved, and the manufacturing yield of the packaging structure is improved.

图8是根据本公开的实施例之电镀装置10c的上视图。电镀装置10c可与电镀装置10a相同或相似,其中之一的不同处在于阴极132c。在一些实施例,在非端部R1内的阴极1321所占的第一面积比不同于端部R2内阴极1322所占的第二面积比。在一些实施例,位于非端部R1的复数个阴极1321的至少一个的面积不同于位于端部R2的复数个阴极1322的至少一个的面积。在一些实施例,位于非端部R1的复数个阴极1321的至少一个的面积大于位于端部R2的复数个阴极1322的至少一个的面积。在一些实施例,复数个阴极1321之间的间隙可与复数个阴极1322之间的间隙相同。在一些实施例,复数个阴极1321之间的间隙可与复数个阴极1322之间的间隙不同。FIG8 is a top view of an electroplating device 10c according to an embodiment of the present disclosure. The electroplating device 10c may be the same or similar to the electroplating device 10a, one of the differences being the cathode 132c. In some embodiments, the first area ratio occupied by the cathode 1321 in the non-end R1 is different from the second area ratio occupied by the cathode 1322 in the end R2. In some embodiments, the area of at least one of the plurality of cathodes 1321 located in the non-end R1 is different from the area of at least one of the plurality of cathodes 1322 located in the end R2. In some embodiments, the area of at least one of the plurality of cathodes 1321 located in the non-end R1 is greater than the area of at least one of the plurality of cathodes 1322 located in the end R2. In some embodiments, the gaps between the plurality of cathodes 1321 may be the same as the gaps between the plurality of cathodes 1322. In some embodiments, the gaps between the plurality of cathodes 1321 may be different from the gaps between the plurality of cathodes 1322.

在此实施例,改变了单位面积中,阴极(例如阴极1321及阴极1322)所占的面积比,来调整阴极与基板20的接触或重叠的面积,改变了施加在基板20上的电流密度。藉此,来改善形成在基板20上的线路层的厚度的均匀度,提升封装结构的制造良率。In this embodiment, the area ratio of the cathode (e.g., cathode 1321 and cathode 1322) per unit area is changed to adjust the contact or overlapping area between the cathode and the substrate 20, thereby changing the current density applied to the substrate 20. In this way, the uniformity of the thickness of the circuit layer formed on the substrate 20 is improved, and the manufacturing yield of the packaging structure is increased.

图9是根据本公开的实施例之电镀装置10d的上视图。电镀装置10d可与电镀装置10a相同或相似,其中之一的不同处在于阴极132d。在一些实施例,在非端部R1内的132d所占的第一面积比不同于端部R2内阴极132d所占的第二面积比。在一些实施例,阴极132d可连续地由非端部R1沿第一方向(例如为总线13e1的延伸方向)延伸至端部R2。在一些实施例,阴极132d在非端部R1沿第二方向(例如为总线13e2的延伸方向)具有第一长度L1,在所述端部R2沿第二方向具有第二长度L2,第一长度L1与第二长度L2不同。在一些实施例,第一长度L1大于第二长度L2。在另一些实施例,阴极132d可不连续地由非端部R1沿第一方向延伸至端部R2。FIG. 9 is a top view of an electroplating device 10d according to an embodiment of the present disclosure. The electroplating device 10d may be the same or similar to the electroplating device 10a, one of the differences being the cathode 132d. In some embodiments, the first area ratio occupied by 132d in the non-end R1 is different from the second area ratio occupied by the cathode 132d in the end R2. In some embodiments, the cathode 132d may extend continuously from the non-end R1 along a first direction (e.g., the extension direction of the bus 13e1) to the end R2. In some embodiments, the cathode 132d has a first length L1 in the non-end R1 along a second direction (e.g., the extension direction of the bus 13e2), and has a second length L2 in the end R2 along the second direction, and the first length L1 is different from the second length L2. In some embodiments, the first length L1 is greater than the second length L2. In other embodiments, the cathode 132d may extend discontinuously from the non-end R1 along the first direction to the end R2.

图10是根据本公开的实施例之电镀装置10e的上视图。电镀装置10e可与电镀装置10a相同或相似,其中之一的不同处在于连接构件131。在一些实施例,连接构件131可包含总线13e4及总线13e5。在一些实施例,总线13e4与总线13e5可构成一四边形。在一些实施例,总线13e4可与总线13e5电连接至一相同的电源。在一些实施例,总线13e4与总线13e5并联。在一些实施例,总线13e4可与总线13e5电连接至不同的电源。阴极132e可包含阴极1323及阴极1324。阴极1323可电连接至总线13e4。阴极1324可电连接至总线13e5。当总线13e4与总线13e5电连接至不同的电源时,可藉由施与总线13e4与总线13e5不同的电压,来调整基板20对应不同区域的电流密度。FIG. 10 is a top view of an electroplating device 10e according to an embodiment of the present disclosure. The electroplating device 10e may be the same or similar to the electroplating device 10a, one of the differences being the connecting member 131. In some embodiments, the connecting member 131 may include a bus 13e4 and a bus 13e5. In some embodiments, the bus 13e4 and the bus 13e5 may form a quadrilateral. In some embodiments, the bus 13e4 may be electrically connected to the same power source as the bus 13e5. In some embodiments, the bus 13e4 and the bus 13e5 are connected in parallel. In some embodiments, the bus 13e4 may be electrically connected to a different power source than the bus 13e5. The cathode 132e may include a cathode 1323 and a cathode 1324. The cathode 1323 may be electrically connected to the bus 13e4. The cathode 1324 may be electrically connected to the bus 13e5. When the bus 13e4 and the bus 13e5 are electrically connected to different power sources, the current density corresponding to different areas of the substrate 20 can be adjusted by applying different voltages to the bus 13e4 and the bus 13e5.

图11是根据本公开的实施例之电镀装置10f的上视图。FIG. 11 is a top view of an electroplating apparatus 10 f according to an embodiment of the present disclosure.

在一些实施例,电镀装置10f可包含区块(或部分)D1及区块(或部分)D2。总线13e1包含端部R2、端部R3及非端部R1。总线13e2包含端部R4、端部R6及非端部R5。端部R2靠近夹角13c1,端部R3及非端部R1远离夹角13c1。端部R4靠近夹角13c1,非端部R5及端部R6远离夹角13c1。在一些实施例,区块D1包含总线13e1的端部R2及总线13e2的端部R4。区块D2包含总线13e1的相对于端部R2的端部R3及非端部R1。在一些实施例的电镀装置10f中,不同区块的电场可以通过预改变电镀装置的阴极的图案配置使得不同区域的阴极具有不同的面积及/或间隙,或控制给予不同区域的阴极不同的电流来调整,例如,提供位于所述区块D1内的总线13e1的电场小于位于区块D2内的总线13e1的电场。如此,位于所述区块D1内的总线13e1及总线13e2的电场和(sum of electric field)会与位于所述区块D2内的总线13e1的电场实质上相同。亦即,位于区块D1内的电场会与位于区块D2内的电场实质上相同。在一些实施例,电镀装置10f的区块D1的阴极1322的间隙大于区块D2的阴极1323的间隙。在一些实施例,电镀装置10f的总线13e1的阴极1322的间隙大于总线13e1的阴极1323的间隙。在一些实施例,电镀装置10f的端部R6的阴极1326的间隙大于端部R4的阴极1324的间隙。在一些实施例,电镀装置10f的总线13e2的阴极1326的间隙大于总线13e2的阴极1324的间隙。在一些实施例,电场的调整方法可包含提供电流于总线13e1的端部R2且不提供电流于总线13e2的端部R4,或提供电流于总线13e2的端部R4且不提供电流于总线13e1的端部R2,在此实施例,总线13e1与总线13e2(物理上)不相接。在一些实施例,总线13e1的阴极1321与总线13e2的阴极1324互不重叠。In some embodiments, the electroplating device 10f may include a block (or portion) D1 and a block (or portion) D2. The bus 13e1 includes an end R2, an end R3, and a non-end R1. The bus 13e2 includes an end R4, an end R6, and a non-end R5. The end R2 is close to the angle 13c1, and the end R3 and the non-end R1 are far away from the angle 13c1. The end R4 is close to the angle 13c1, and the non-end R5 and the end R6 are far away from the angle 13c1. In some embodiments, the block D1 includes the end R2 of the bus 13e1 and the end R4 of the bus 13e2. The block D2 includes the end R3 and the non-end R1 of the bus 13e1 relative to the end R2. In the electroplating device 10f of some embodiments, the electric field of different blocks can be adjusted by pre-changing the pattern configuration of the cathode of the electroplating device so that the cathodes of different areas have different areas and/or gaps, or controlling the different currents given to the cathodes of different areas, for example, providing the electric field of the bus 13e1 located in the block D1 to be smaller than the electric field of the bus 13e1 located in the block D2. In this way, the sum of the electric field of the bus 13e1 and the bus 13e2 located in the block D1 will be substantially the same as the electric field of the bus 13e1 located in the block D2. That is, the electric field in the block D1 will be substantially the same as the electric field in the block D2. In some embodiments, the gap of the cathode 1322 of the block D1 of the electroplating device 10f is larger than the gap of the cathode 1323 of the block D2. In some embodiments, the gap of the cathode 1322 of the bus 13e1 of the electroplating device 10f is larger than the gap of the cathode 1323 of the bus 13e1. In some embodiments, the gap of the cathode 1326 at the end R6 of the electroplating device 10f is larger than the gap of the cathode 1324 at the end R4. In some embodiments, the gap of the cathode 1326 of the bus 13e2 of the electroplating device 10f is larger than the gap of the cathode 1324 of the bus 13e2. In some embodiments, the method of adjusting the electric field may include providing a current to the end R2 of the bus 13e1 and not providing a current to the end R4 of the bus 13e2, or providing a current to the end R4 of the bus 13e2 and not providing a current to the end R2 of the bus 13e1. In this embodiment, the bus 13e1 and the bus 13e2 are not (physically) connected. In some embodiments, the cathode 1321 of the bus 13e1 and the cathode 1324 of the bus 13e2 do not overlap each other.

在此实施例,在基板20对应夹角的总线的部分给予较小的电场,在远离夹角的总线的部分给予较大的电场,使得两个区块的电场和(或电通量)实质上相同。藉此,来改善形成在基板20上的线路层的厚度的均匀度,提升封装结构的制造良率。In this embodiment, a smaller electric field is applied to the portion of the bus corresponding to the angle of the substrate 20, and a larger electric field is applied to the portion of the bus away from the angle, so that the electric field sum (or electric flux) of the two blocks is substantially the same. In this way, the uniformity of the thickness of the circuit layer formed on the substrate 20 is improved, and the manufacturing yield of the packaging structure is increased.

图12是根据本公开的实施例之电镀装置10g的上视图。FIG. 12 is a top view of an electroplating apparatus 10g according to an embodiment of the present disclosure.

在一些实施例,电镀装置10f可包含区块(或部分)D1、区块(或部分)D2及区块(或部分)D2'。区块D1包含总线13e1的端部R2及总线13e2的端部R4。区块D2包含总线13e1的非端部R1。区块D2'包含总线13e2的非端部R5。在一些实施例的电镀装置10g中,不同区块的电场可以通过预改变电镀装置的阴极的图案配置使得不同区域的阴极具有不同的面积及/或间隙,或控制给予不同区域的阴极不同的电流来调整,例如,提供位于所述区块D1内的总线13e1的电场小于位于区块D2内的总线13e1的电场;提供位于所述区块D1内的总线13e1的电场小于位于区块D2'内的总线13e2的电场。在一些实施例,电镀装置10g的区块D1的阴极1322或1324的间隙大于区块D2的阴极1321的间隙。在一些实施例,电镀装置10g的区块D1的阴极1322或1324的间隙大于区块D2'的阴极1325的间隙。在一些实施例,电镀装置10g的端部R2的阴极1322的间隙大于非端部R1的阴极1321的间隙。在一些实施例,电镀装置10g的端部R3的阴极1323的间隙大于非端部R1的阴极1321的间隙。在一些实施例,电镀装置10g的端部R4的阴极1324的间隙大于非端部R5的阴极1325的间隙。在一些实施例,电镀装置10g的端部R6的阴极1326的间隙大于非端部R5的阴极1325的间隙。在一些实施例,电场的调整方法可包含控制总线13e1的端部R2及端部R3的电流小于非端部R1的电流,或控制总线13e2的端部R4及端部R6的电流小于非端部R5的电流。在此实施例,在基板20对应夹角的总线的部分给予较小的电场,在远离夹角的总线的部分给予较大的电场,使得两个区块的电场和(或电通量)实质上相同。藉此,来改善形成在基板20上的线路层的厚度的均匀度,提升封装结构的制造良率。In some embodiments, the electroplating device 10f may include a block (or part) D1, a block (or part) D2, and a block (or part) D2'. Block D1 includes the end R2 of the bus 13e1 and the end R4 of the bus 13e2. Block D2 includes the non-end R1 of the bus 13e1. Block D2' includes the non-end R5 of the bus 13e2. In the electroplating device 10g of some embodiments, the electric field of different blocks can be adjusted by pre-changing the pattern configuration of the cathode of the electroplating device so that the cathodes in different areas have different areas and/or gaps, or controlling different currents given to the cathodes in different areas, for example, providing the electric field of the bus 13e1 located in the block D1 to be smaller than the electric field of the bus 13e1 located in the block D2; providing the electric field of the bus 13e1 located in the block D1 to be smaller than the electric field of the bus 13e2 located in the block D2'. In some embodiments, the gap of the cathode 1322 or 1324 of the block D1 of the electroplating apparatus 10g is larger than the gap of the cathode 1321 of the block D2. In some embodiments, the gap of the cathode 1322 or 1324 of the block D1 of the electroplating apparatus 10g is larger than the gap of the cathode 1325 of the block D2'. In some embodiments, the gap of the cathode 1322 of the end R2 of the electroplating apparatus 10g is larger than the gap of the cathode 1321 of the non-end R1. In some embodiments, the gap of the cathode 1323 of the end R3 of the electroplating apparatus 10g is larger than the gap of the cathode 1321 of the non-end R1. In some embodiments, the gap of the cathode 1324 of the end R4 of the electroplating apparatus 10g is larger than the gap of the cathode 1325 of the non-end R5. In some embodiments, the gap of the cathode 1326 of the end R6 of the electroplating apparatus 10g is larger than the gap of the cathode 1325 of the non-end R5. In some embodiments, the electric field adjustment method may include controlling the current of the end R2 and the end R3 of the bus 13e1 to be smaller than the current of the non-end R1, or controlling the current of the end R4 and the end R6 of the bus 13e2 to be smaller than the current of the non-end R5. In this embodiment, a smaller electric field is given to the portion of the bus corresponding to the angle of the substrate 20, and a larger electric field is given to the portion of the bus away from the angle, so that the electric field (or electric flux) of the two blocks is substantially the same. In this way, the uniformity of the thickness of the circuit layer formed on the substrate 20 is improved, and the manufacturing yield of the packaging structure is improved.

图13是根据本公开的实施例之电镀装置10h的上视图。FIG. 13 is a top view of an electroplating apparatus 10 h according to an embodiment of the present disclosure.

在一些实施例,总线13e1的端部R2不包括阴极。在此实施例,在基板20中容易产生相对较强的电场处给予较小的电流密度,在基板20中容易产生相对较弱电场处给予较大的电流密度,使得上述两处产生的电场差异变小。藉此,来改善形成在基板20上的线路层的厚度的均匀度,提升封装结构的制造良率。In some embodiments, the end R2 of the bus 13e1 does not include a cathode. In this embodiment, a smaller current density is given to a location where a relatively strong electric field is easily generated in the substrate 20, and a larger current density is given to a location where a relatively weak electric field is easily generated in the substrate 20, so that the difference in the electric field generated in the above two locations becomes smaller. In this way, the uniformity of the thickness of the circuit layer formed on the substrate 20 is improved, and the manufacturing yield of the packaging structure is improved.

图14是根据本公开的实施例之电镀装置10i的上视图。FIG. 14 is a top view of an electroplating apparatus 10i according to an embodiment of the present disclosure.

在一些实施例,电镀装置10i包含总线13e6、总线13e7、总线13e8。在一些实施例,总线13e6、总线13e7、总线13e8可构成一四边形。总线13e6可位于对应区块D1处。总线13e7可位于对应区块D2处。总线13e8可位于对应区块D2'处。在一些实施例,总线13e6、总线13e7、总线13e8电连接至不同的电源。在一些实施例,总线13e6、总线13e7、总线13e8彼此不连接。在一些实施例,电场的调整方法可包含:控制区块D1的电流小于区块D2或区块D2'的电流。例如,控制总线13e6的电流小于总线13e7的电流,或者,控制总线13e6的电流小于总线13e8的电流。当总线13e6、总线13e7、总线13e8电连接至不同的电源时,可藉由提供总线13e6、总线13e7、总线13e8不同的电流,来控制基板20对应不同区域的电流密度(或电通量)。In some embodiments, the electroplating device 10i includes a bus 13e6, a bus 13e7, and a bus 13e8. In some embodiments, the bus 13e6, the bus 13e7, and the bus 13e8 may form a quadrilateral. The bus 13e6 may be located at the corresponding block D1. The bus 13e7 may be located at the corresponding block D2. The bus 13e8 may be located at the corresponding block D2'. In some embodiments, the bus 13e6, the bus 13e7, and the bus 13e8 are electrically connected to different power supplies. In some embodiments, the bus 13e6, the bus 13e7, and the bus 13e8 are not connected to each other. In some embodiments, the method for adjusting the electric field may include: controlling the current of the block D1 to be less than the current of the block D2 or the block D2'. For example, controlling the current of the bus 13e6 to be less than the current of the bus 13e7, or controlling the current of the bus 13e6 to be less than the current of the bus 13e8. When bus 13e6, bus 13e7, and bus 13e8 are electrically connected to different power sources, the current density (or electric flux) corresponding to different areas of the substrate 20 can be controlled by providing different currents to bus 13e6, bus 13e7, and bus 13e8.

图15绘示根据本公开的实施例的封装结构40的截面图。FIG. 15 is a cross-sectional view of a package structure 40 according to an embodiment of the present disclosure.

封装结构40可为使用电镀装置10a、10b、10c、10d、10e、10f、10g、10h或10i,执行电镀制程后,形成线路层31、32及33。相较于封装结构40'的线路层31'、32'及33',封装结构40的线路层31、32及33具有较小的厚度差,因此具有较小的厚度的标准偏差。在一些实施例,封装结构40的线路层31、32及33的厚度的标准偏差可介于约0至约5%。The package structure 40 may be formed by performing an electroplating process using the electroplating device 10a, 10b, 10c, 10d, 10e, 10f, 10g, 10h or 10i to form the circuit layers 31, 32 and 33. Compared with the circuit layers 31', 32' and 33' of the package structure 40', the circuit layers 31, 32 and 33 of the package structure 40 have a smaller thickness difference and thus have a smaller standard deviation of thickness. In some embodiments, the standard deviation of the thickness of the circuit layers 31, 32 and 33 of the package structure 40 may be between about 0 and about 5%.

在本文中可以为了便于描述而使用本文所用的如“下方”、“之下”、“下面”、“上方”、“之上”、“上面”、“下部”、“上部”、“左侧”、“右侧”等空间相对术语来描述如附图所示的一个组件或特征与另一或多个组件或特征的关系。除了在附图中描绘的朝向之外,空间相对术语还旨在涵盖装置在使用时或操作时的不同朝向。可以以其它方式朝向设备(旋转80度或处于其它朝向),并且同样可以以相应的方式解释本文中使用的空间相对描述语。应当理解,当组件被称为“连接到”或“耦接到”另一个组件时,所述组件可以直接连接到或耦接到另一个组件,或者可以存在中间组件。Spatially relative terms such as "below," "under," "below," "above," "above," "lower," "upper," "left," "right," and the like as used herein may be used herein for ease of description to describe the relationship of one component or feature to another or more components or features as shown in the accompanying drawings. Spatially relative terms are intended to cover different orientations of the device when in use or in operation in addition to the orientation depicted in the accompanying drawings. The device may be oriented in other ways (rotated 80 degrees or in other orientations), and the spatially relative descriptors used herein may be interpreted accordingly. It should be understood that when a component is referred to as being "connected to" or "coupled to" another component, the component may be directly connected to or coupled to the other component, or there may be intermediate components.

如本文所用,术语“大约”、“基本上”、“基本”和“约”用于描述和解释小的变化。当结合事件或情形使用时,所述术语可以指代事件或情形精确发生的实例以及事件或情形接近发生的实例。如本文关于给定值或给定范围所使用的,术语“约”总体上意指处于给定值或范围的±10%、±5%、±1%或±0.5%内。本文中可以将范围表示为一个端点到另一个端点或介于两个端点之间。本文所公开的所有范围都包含端点,除非另外指明。术语“基本上共面”可以指两个表面沿同一平面定位的位置差处于数微米(μm)内,如沿同一平面定位的位置差处于10μm内、5μm内、1μm内或0.5μm内。当将数值或特性称为“基本上”相同时,所述术语可以指处于所述值的平均值的±10%、±5%、±1%或±0.5%内的值。As used herein, the terms "approximately", "substantially", "substantially" and "about" are used to describe and explain small changes. When used in conjunction with an event or situation, the term can refer to an instance where the event or situation occurs precisely and an instance where the event or situation is close to occurring. As used herein with respect to a given value or a given range, the term "approximately" generally means within ±10%, ±5%, ±1% or ±0.5% of a given value or range. The range can be expressed as one endpoint to another endpoint or between two endpoints herein. All ranges disclosed herein include endpoints unless otherwise specified. The term "substantially coplanar" can refer to a position difference of two surfaces positioned along the same plane within a few microns (μm), such as a position difference positioned along the same plane within 10 μm, within 5 μm, within 1 μm or within 0.5 μm. When a numerical value or characteristic is referred to as being "substantially" the same, the term can refer to a value within ±10%, ±5%, ±1% or ±0.5% of the average value of the value.

前述内容概述了几个实施例的特征和本公开的详细方面。本公开中描述的实施例可以容易地用作设计或修改其它工艺和结构以便于实施相同或类似目的和/或实现本文介绍的实施例的相同或类似优点的基础。此类等同构造并不背离本公开的精神和范围,并且在不背离本公开的精神和范围的情况下,可以作出各种改变、替代和变更。The foregoing summarizes the features of several embodiments and detailed aspects of the present disclosure. The embodiments described in the present disclosure can be easily used as a basis for designing or modifying other processes and structures to facilitate the implementation of the same or similar purposes and/or to achieve the same or similar advantages of the embodiments introduced herein. Such equivalent constructions do not depart from the spirit and scope of the present disclosure, and various changes, substitutions and modifications may be made without departing from the spirit and scope of the present disclosure.

Claims (20)

1. An electroplating apparatus comprising:
A substrate;
an electrode fixing member disposed on the substrate;
A conductive layer disposed on the substrate and connected to the electrode fixing member through a connecting member, the conductive layer including a first bus and a second bus; and
A plurality of cathodes disposed on the first bus and the second bus,
Wherein an included angle between the first bus and the second bus corresponds to an included angle of the substrate, the first bus includes a first end portion close to the second bus and a first portion far away from the second bus, and a gap between the plurality of cathodes on the first end portion of the first bus is larger than a gap between the plurality of cathodes on the first portion.
2. The electroplating device of claim 1, wherein the first portion is a second end of the first bus opposite the first end.
3. The electroplating apparatus of claim 1, wherein the second bus line comprises a third end portion proximate to the first bus line and a second portion distal from the first bus line, wherein gaps between the plurality of cathodes on the third end portion of the second bus line are less than gaps between the plurality of cathodes on the second portion.
4. The electroplating device of claim 1, wherein the first portion is a first non-end of the first bus, the first bus further comprising a second end opposite the first end, the gaps between the plurality of cathodes on the second end of the first bus being greater than the gaps between the plurality of cathodes on the first non-end.
5. The electroplating apparatus of claim 4, wherein the second bus comprises a third end proximate the first bus, a second non-end, and a fourth end opposite the third end, wherein a gap between the plurality of cathodes on the second non-end is less than a gap between the plurality of cathodes on the third end of the second bus, and a gap between the plurality of cathodes on the second non-end is less than a gap between the plurality of cathodes on the fourth end of the second bus.
6. The electroplating device of claim 3, wherein the second portion is a fourth end of the second bus opposite the third end.
7. The electroplating apparatus of claim 2, wherein the second bus includes a third end proximate to the first bus, the gaps between the plurality of cathodes on the third end being smaller than the gaps between the plurality of cathodes on the first end.
8. The electroplating apparatus of claim 1, wherein the first end of the first bus bar does not include a cathode.
9. The electroplating apparatus of claim 1, wherein the first bus is connected to the second bus.
10. A method of manufacturing a package structure, comprising:
Providing an electroplating apparatus, comprising:
A substrate;
an electrode fixing member disposed on the substrate;
A conductive layer disposed on the substrate and connected to the electrode fixing member through a connecting member, the conductive layer including a first bus and a second bus; and
A plurality of cathodes arranged on the first bus and the second bus, wherein an included angle between the first bus and the second bus corresponds to the included angle of the substrate, and the electroplating device further comprises a cathode arranged near to the first bus and the second bus
A first block of the included angle and a second block of the included angle; and
Providing that the electric field of the first bus line located in the first block is smaller than the electric field of the first bus line located in the second block.
11. The method of claim 10, wherein the first block comprises a first end of the first bus proximate the included angle and a second end of the second bus proximate the included angle, the second block comprises a first portion of the first bus distal the included angle or a second portion of the second bus distal the included angle, and an electric field within the first block is substantially the same as an electric field of the first bus within the second block or an electric field of the second bus within the second block.
12. The method of claim 11, wherein providing an electric field of the first bus line located within the first block that is smaller than an electric field of the first bus line located within the second block comprises: the electroplating device is provided with a gap between the plurality of cathodes in the first block being larger than a gap between the plurality of cathodes in the second block.
13. The method of claim 12, wherein the second block is a third end of the first bus relative to the first end or a fourth end of the second bus relative to the second end.
14. The method of claim 12, wherein the second block is a first non-end of the first bus or a second non-end of the second bus, and the first bus further comprises a third end opposite the first end, the second bus further comprising a fourth end opposite the second end, wherein providing an electric field of the first bus within the first block that is less than an electric field of the first bus within the second block comprises: the electroplating device may be configured to provide a larger gap between the plurality of cathodes on the first end and the third end of the first bus than a gap between the plurality of cathodes on the first non-end, or the electroplating device may be configured to provide a larger gap between the plurality of cathodes on the second end and the fourth end of the second bus than a gap between the plurality of cathodes on the second non-end.
15. The method of claim 12, wherein providing an electric field of the first bus line located within the first block that is smaller than an electric field of the first bus line located within the second block comprises: the electroplating apparatus is provided with gaps between the plurality of cathodes on the second end of the second bus bar being smaller than gaps between the plurality of cathodes on a fourth end of the second bus bar opposite the second end.
16. The method of claim 11, wherein providing an electric field of the first bus line located within the first block that is smaller than an electric field of the first bus line located within the second block comprises: the current of the first block is controlled to be smaller than the current of the second block.
17. The method of claim 16, wherein the second block is a third end of the first bus relative to the first end or a fourth end of the second bus relative to the second end.
18. The method of claim 11, wherein the second block is a first non-end of the first bus or a second non-end of the second bus, and the first bus further comprises a third end opposite the first end, the second bus further comprising a fourth end opposite the second end, wherein providing an electric field of the first bus within the first block that is less than an electric field of the first bus within the second block comprises: the current of the first end and the third end of the first bus is controlled to be smaller than the current of the first non-end, or the current of the second end and the fourth end of the second bus is controlled to be smaller than the current of the second non-end.
19. The method of claim 12, wherein the second bus comprises a fourth end opposite the second end, wherein providing an electric field of the first bus within the first block that is less than an electric field of the first bus within the second block comprises: the electroplating apparatus is provided with gaps between the plurality of cathodes on the second end of the second bus being smaller than gaps between the plurality of cathodes on the fourth end of the second bus.
20. The method of claim 10, wherein the first block comprises a first end of the first bus proximate the included angle and a second end of the second bus proximate the included angle, wherein providing an electric field of the first bus within the first block that is less than an electric field of the first bus within the second block comprises: providing current to the first end of the first bus and not providing current to the second end of the second bus, or providing current to the second end of the second bus and not providing current to the first end of the first bus.
CN202110190373.XA 2021-02-18 2021-02-18 Electroplating device and method for manufacturing packaging structure Active CN114959842B (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
CN202110190373.XA CN114959842B (en) 2021-02-18 2021-02-18 Electroplating device and method for manufacturing packaging structure
TW111103432A TWI821884B (en) 2021-02-18 2022-01-26 Electroplating devices and methods of manufacturing package structure

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202110190373.XA CN114959842B (en) 2021-02-18 2021-02-18 Electroplating device and method for manufacturing packaging structure

Publications (2)

Publication Number Publication Date
CN114959842A CN114959842A (en) 2022-08-30
CN114959842B true CN114959842B (en) 2024-06-07

Family

ID=82953946

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202110190373.XA Active CN114959842B (en) 2021-02-18 2021-02-18 Electroplating device and method for manufacturing packaging structure

Country Status (2)

Country Link
CN (1) CN114959842B (en)
TW (1) TWI821884B (en)

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1506502A (en) * 2002-12-11 2004-06-23 国际商业机器公司 Method and equipment for controlling local electric current to obtain uniform electroplating thickness
TW200834951A (en) * 2006-12-01 2008-08-16 Applied Materials Inc Apparatus and method for electroplating on a solar cell substrate
CN101736376A (en) * 2008-11-07 2010-06-16 诺发系统有限公司 Method and apparatus for electroplating
JP2017115221A (en) * 2015-12-25 2017-06-29 住友電工プリントサーキット株式会社 Printed wiring board plating apparatus and printed wiring board manufacturing method
CN109475884A (en) * 2016-07-20 2019-03-15 技术公司 Electrodeposition of metal layers of uniform thickness on semiconducting wafers
CN110512248A (en) * 2018-05-21 2019-11-29 盛美半导体设备(上海)有限公司 Electroplating equipment and electroplating method

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6806489B2 (en) * 2001-10-12 2004-10-19 Samsung Sdi Co., Ltd. Field emission display having improved capability of converging electron beams
DE10241619B4 (en) * 2002-09-04 2004-07-22 Atotech Deutschland Gmbh Device and method for the electrolytic treatment of at least superficially electrically conductive material to be treated
JP2006233296A (en) * 2005-02-25 2006-09-07 Yamamoto Mekki Shikenki:Kk Fixture for electroplating
KR20110133191A (en) * 2010-06-04 2011-12-12 삼성전기주식회사 Plating device
JP6317299B2 (en) * 2015-08-28 2018-04-25 株式会社荏原製作所 Plating apparatus, plating method, and substrate holder
WO2018047908A1 (en) * 2016-09-08 2018-03-15 株式会社荏原製作所 Substrate holder, plating device, method for manufacturing substrate holder, and device for holding substrate
KR102557221B1 (en) * 2017-06-28 2023-07-20 가부시키가이샤 에바라 세이사꾸쇼 Substrate holder and plating device
JP7132134B2 (en) * 2019-01-23 2022-09-06 上村工業株式会社 Work holding jig and electroplating device

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1506502A (en) * 2002-12-11 2004-06-23 国际商业机器公司 Method and equipment for controlling local electric current to obtain uniform electroplating thickness
TW200834951A (en) * 2006-12-01 2008-08-16 Applied Materials Inc Apparatus and method for electroplating on a solar cell substrate
CN101736376A (en) * 2008-11-07 2010-06-16 诺发系统有限公司 Method and apparatus for electroplating
JP2017115221A (en) * 2015-12-25 2017-06-29 住友電工プリントサーキット株式会社 Printed wiring board plating apparatus and printed wiring board manufacturing method
CN109475884A (en) * 2016-07-20 2019-03-15 技术公司 Electrodeposition of metal layers of uniform thickness on semiconducting wafers
CN110512248A (en) * 2018-05-21 2019-11-29 盛美半导体设备(上海)有限公司 Electroplating equipment and electroplating method

Also Published As

Publication number Publication date
TW202233901A (en) 2022-09-01
TWI821884B (en) 2023-11-11
CN114959842A (en) 2022-08-30

Similar Documents

Publication Publication Date Title
JP5763151B2 (en) Electrolytic plating shielding plate and electrolytic plating apparatus having the same
JPH0625899A (en) Electroplating device
TWI247331B (en) Semiconductor integrated circuit and fabrication process therefor
US8710455B2 (en) Charged-particle beam lens
CN114959842B (en) Electroplating device and method for manufacturing packaging structure
JP2006009153A (en) Method and apparatus for plating semiconductor wafer
KR20040019345A (en) Plating method and plating apparatus
JP2011108764A (en) Plasma processing apparatus
US11290082B2 (en) Tuning fork-type piezoelectric vibration piece and tuning fork-type piezoelectric vibrator using the vibration piece
KR101109408B1 (en) Electrode bar for electrostatic chuck, electrostatic chuck and device for processing a substrate
JP5822212B2 (en) Electrolytic plating equipment
TWI809099B (en) Antenna, plasma treatment device and plasma treatment method
US20060292727A1 (en) Photomask plasma etching apparatus, etching method, and photomask forming method
CN110892095B (en) Method and apparatus for manufacturing printed wiring board
KR102744025B1 (en) Plating apparatus
JP2001093821A (en) Assembly part for fabricating apparatus, fabricating method thereof, semiconductor fabricating apparatus and electron beam exposure system
JP7285389B1 (en) Plating equipment and plating method
KR20240094888A (en) Ion trapping device
CN115188768A (en) Array substrate and manufacturing method thereof, display panel and display device
JP3529308B2 (en) Sputtering apparatus and sputtering method
TWI225111B (en) An electroplating device
JP2016222951A (en) Metal mask and touch panel
JP2775232B2 (en) Plating method in thin film magnetic head manufacturing process
JP4196481B2 (en) Manufacturing method of semiconductor device
JP2016108620A (en) Metal mask, touch panel and method for manufacturing touch panel

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant