[go: up one dir, main page]

CN114899268B - Silicon photomultiplier tube and photoelectric devices - Google Patents

Silicon photomultiplier tube and photoelectric devices Download PDF

Info

Publication number
CN114899268B
CN114899268B CN202210619483.8A CN202210619483A CN114899268B CN 114899268 B CN114899268 B CN 114899268B CN 202210619483 A CN202210619483 A CN 202210619483A CN 114899268 B CN114899268 B CN 114899268B
Authority
CN
China
Prior art keywords
photomultiplier tube
epitaxial layer
silicon photomultiplier
silicon
tube according
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202210619483.8A
Other languages
Chinese (zh)
Other versions
CN114899268A (en
Inventor
程传同
张恒杰
罗霂榃
陈弘达
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Institute of Semiconductors of CAS
Original Assignee
Institute of Semiconductors of CAS
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Institute of Semiconductors of CAS filed Critical Institute of Semiconductors of CAS
Priority to CN202210619483.8A priority Critical patent/CN114899268B/en
Publication of CN114899268A publication Critical patent/CN114899268A/en
Application granted granted Critical
Publication of CN114899268B publication Critical patent/CN114899268B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10FINORGANIC SEMICONDUCTOR DEVICES SENSITIVE TO INFRARED RADIATION, LIGHT, ELECTROMAGNETIC RADIATION OF SHORTER WAVELENGTH OR CORPUSCULAR RADIATION
    • H10F30/00Individual radiation-sensitive semiconductor devices in which radiation controls the flow of current through the devices, e.g. photodetectors
    • H10F30/20Individual radiation-sensitive semiconductor devices in which radiation controls the flow of current through the devices, e.g. photodetectors the devices having potential barriers, e.g. phototransistors
    • H10F30/21Individual radiation-sensitive semiconductor devices in which radiation controls the flow of current through the devices, e.g. photodetectors the devices having potential barriers, e.g. phototransistors the devices being sensitive to infrared, visible or ultraviolet radiation
    • H10F30/22Individual radiation-sensitive semiconductor devices in which radiation controls the flow of current through the devices, e.g. photodetectors the devices having potential barriers, e.g. phototransistors the devices being sensitive to infrared, visible or ultraviolet radiation the devices having only one potential barrier, e.g. photodiodes
    • H10F30/225Individual radiation-sensitive semiconductor devices in which radiation controls the flow of current through the devices, e.g. photodetectors the devices having potential barriers, e.g. phototransistors the devices being sensitive to infrared, visible or ultraviolet radiation the devices having only one potential barrier, e.g. photodiodes the potential barrier working in avalanche mode, e.g. avalanche photodiodes
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01SRADIO DIRECTION-FINDING; RADIO NAVIGATION; DETERMINING DISTANCE OR VELOCITY BY USE OF RADIO WAVES; LOCATING OR PRESENCE-DETECTING BY USE OF THE REFLECTION OR RERADIATION OF RADIO WAVES; ANALOGOUS ARRANGEMENTS USING OTHER WAVES
    • G01S7/00Details of systems according to groups G01S13/00, G01S15/00, G01S17/00
    • G01S7/48Details of systems according to groups G01S13/00, G01S15/00, G01S17/00 of systems according to group G01S17/00
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10FINORGANIC SEMICONDUCTOR DEVICES SENSITIVE TO INFRARED RADIATION, LIGHT, ELECTROMAGNETIC RADIATION OF SHORTER WAVELENGTH OR CORPUSCULAR RADIATION
    • H10F71/00Manufacture or treatment of devices covered by this subclass
    • H10F71/121The active layers comprising only Group IV materials
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10FINORGANIC SEMICONDUCTOR DEVICES SENSITIVE TO INFRARED RADIATION, LIGHT, ELECTROMAGNETIC RADIATION OF SHORTER WAVELENGTH OR CORPUSCULAR RADIATION
    • H10F77/00Constructional details of devices covered by this subclass
    • H10F77/10Semiconductor bodies
    • H10F77/14Shape of semiconductor bodies; Shapes, relative sizes or dispositions of semiconductor regions within semiconductor bodies
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10FINORGANIC SEMICONDUCTOR DEVICES SENSITIVE TO INFRARED RADIATION, LIGHT, ELECTROMAGNETIC RADIATION OF SHORTER WAVELENGTH OR CORPUSCULAR RADIATION
    • H10F77/00Constructional details of devices covered by this subclass
    • H10F77/30Coatings
    • H10F77/306Coatings for devices having potential barriers
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02PCLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50Manufacturing or production processes characterised by the final manufactured product

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Radar, Positioning & Navigation (AREA)
  • Remote Sensing (AREA)
  • Light Receiving Elements (AREA)

Abstract

本公开提供一种硅光电倍增管,可用于光电探测技术领域,硅光电倍增管包括:衬底,由P型低阻硅构成;外延层,形成于衬底的表面,外延层由p型高阻硅构成;多个N++掺杂区和多个P++掺杂区,规则分布在外延层中,每个N++掺杂区和外延层组成一个PN结,沿垂直于衬底的方向,N++掺杂区和P++掺杂区呈柱状结构;正电极,形成于每个P++掺杂区中;负电极,形成于每个N++掺杂区中;减反射层,形成于外延层表面,其中,正电极与负电极对应的区域未形成减反射层;淬灭电阻,形成于减反射层表面且与负电极连接。该光电倍增管能够增加了耗尽区的体积,从而在不提高工作电压的条件下提高光子的探测效率。解决了传统硅光电倍增管效率和电压不能兼顾的问题。

The present invention provides a silicon photomultiplier tube, which can be used in the field of photoelectric detection technology. The silicon photomultiplier tube includes: a substrate, which is composed of P-type low-resistance silicon; an epitaxial layer, which is formed on the surface of the substrate, and the epitaxial layer is composed of p-type high-resistance silicon; a plurality of N ++ doped regions and a plurality of P ++ doped regions, which are regularly distributed in the epitaxial layer, each N ++ doped region and the epitaxial layer form a PN junction, and the N ++ doped region and the P ++ doped region are in a columnar structure along the direction perpendicular to the substrate; a positive electrode, which is formed in each P ++ doped region; a negative electrode, which is formed in each N ++ doped region; an anti-reflection layer, which is formed on the surface of the epitaxial layer, wherein the anti-reflection layer is not formed in the region corresponding to the positive electrode and the negative electrode; a quenching resistor, which is formed on the surface of the anti-reflection layer and connected to the negative electrode. The photomultiplier tube can increase the volume of the depletion region, thereby improving the detection efficiency of photons without increasing the operating voltage. The problem that the efficiency and voltage of traditional silicon photomultiplier tubes cannot be taken into account at the same time is solved.

Description

硅光电倍增管及光电器件Silicon photomultiplier tube and photoelectric devices

技术领域Technical Field

本公开涉及光电探测器技术领域,尤其涉及一种硅光电倍增管及光电器件。The present disclosure relates to the technical field of photoelectric detectors, and in particular to a silicon photomultiplier tube and a photoelectric device.

背景技术Background technique

硅光电倍增管(SiPM)是具有光子数分辨能力的单光子探测器。它是由一系列工作于盖革模式的雪崩光电二极管(Avalanche Photodiode,APD)微单元并联而成。与传统的光电倍增管(Photomultiplier Tube,PMT)相比,SiPM工作于非真空环境因此不易损坏,SiPM体积小、不受磁场影响、功耗低、单光子分辨能力强,这些优势使得SiPM逐渐替代PMT成为具有广阔发展前景的单光子探测器,目前已广泛应用于天文物理、高能物理、激光雷达、核医学成像等方面。Silicon photomultiplier tube (SiPM) is a single-photon detector with photon number resolution capability. It is composed of a series of avalanche photodiode (APD) micro-units working in Geiger mode in parallel. Compared with traditional photomultiplier tube (PMT), SiPM works in a non-vacuum environment and is therefore not easily damaged. SiPM is small in size, unaffected by magnetic fields, has low power consumption, and has strong single-photon resolution capability. These advantages have made SiPM gradually replace PMT and become a single-photon detector with broad development prospects. It has been widely used in astrophysics, high-energy physics, lidar, nuclear medicine imaging, etc.

然而,由于硅为间接带隙材料,对光的吸收较弱,特别是对近红外光吸收较弱,使得SiPM的光子探测效率较低,为提高SiPM的光子探测效率,需要较厚的吸收层,这不可避免地提高的工作电压和使用成本。However, since silicon is an indirect bandgap material, it absorbs light weakly, especially near-infrared light, which makes the photon detection efficiency of SiPM low. To improve the photon detection efficiency of SiPM, a thicker absorption layer is required, which inevitably increases the operating voltage and usage cost.

发明内容Summary of the invention

鉴于上述技术问题,本公开一方面提供一种硅光电倍增管,包括:衬底,由P型低阻硅构成;外延层,形成于衬底的表面,外延层由p型高阻硅构成;多个N++掺杂区和多个P++掺杂区,规则分布在外延层中,每个N++掺杂区和外延层组成一个PN结,沿垂直于衬底的方向,N++掺杂区和P++掺杂区呈柱状结构;正电极,形成于每个P++掺杂区中;负电极,形成于每个N++掺杂区中;减反射层,形成于外延层表面,其中,正电极与负电极对应的区域未形成减反射层;淬灭电阻,形成于减反射层表面且与负电极连接。In view of the above technical problems, the present disclosure provides a silicon photomultiplier tube on one hand, including: a substrate, composed of P-type low-resistance silicon; an epitaxial layer, formed on the surface of the substrate, the epitaxial layer is composed of p-type high-resistance silicon; a plurality of N ++ doped regions and a plurality of P ++ doped regions, regularly distributed in the epitaxial layer, each N ++ doped region and the epitaxial layer form a PN junction, and along the direction perpendicular to the substrate, the N ++ doped region and the P ++ doped region are in a columnar structure; a positive electrode, formed in each P ++ doped region; a negative electrode, formed in each N ++ doped region; an anti-reflection layer, formed on the surface of the epitaxial layer, wherein the anti-reflection layer is not formed in the region corresponding to the positive electrode and the negative electrode; a quenching resistor, formed on the surface of the anti-reflection layer and connected to the negative electrode.

根据本公开的实施例,P++掺杂区以多边形蜂窝状周期分布在外延层中,N++掺杂区位于多边形的中心。According to an embodiment of the present disclosure, the P ++ doped regions are periodically distributed in the epitaxial layer in a polygonal honeycomb shape, and the N ++ doped region is located at the center of the polygon.

根据本公开的实施例,N++掺杂区以多边形蜂窝状周期分布在外延层中,P++掺杂区位于多边形的中心。According to an embodiment of the present disclosure, the N ++ doped regions are periodically distributed in the epitaxial layer in a polygonal honeycomb shape, and the P ++ doped region is located at the center of the polygon.

根据本公开的实施例,多边形为正六边形。According to an embodiment of the present disclosure, the polygon is a regular hexagon.

根据本公开的实施例,N++掺杂区和P++掺杂区的深度为6-46μm,直径为2-10μm。According to an embodiment of the present disclosure, the N ++ doping region and the P ++ doping region have a depth of 6-46 μm and a diameter of 2-10 μm.

根据本公开的实施例,N++掺杂区和P++掺杂区之间的距离为8-20μm。According to an embodiment of the present disclosure, the distance between the N ++ doping region and the P ++ doping region is 8-20 μm.

根据本公开的实施例,N++掺杂区和P++掺杂区的掺杂浓度范围为1016-1020cm-3According to an embodiment of the present disclosure, the doping concentration of the N ++ doping region and the P ++ doping region is in the range of 10 16 -10 20 cm -3 .

根据本公开的实施例,PN结的个数为102-106个。According to an embodiment of the present disclosure, the number of PN junctions is 10 2 -10 6 .

根据本公开的实施例,沿垂直于衬底的方向,正电极和负电极呈柱状结构。According to an embodiment of the present disclosure, along a direction perpendicular to the substrate, the positive electrode and the negative electrode have a columnar structure.

根据本公开的实施例,正电极位于P++掺杂区的中心位置,负电极位于N++掺杂区的中心位置。According to an embodiment of the present disclosure, the positive electrode is located at the center of the P ++ doping region, and the negative electrode is located at the center of the N ++ doping region.

根据本公开的实施例,硅光电倍增管还包括偏压公共电极、分支电极和接地公共电极;所有正电极通过分支电极连接在一起后与偏压公共电极连接,每一列的负电极通过分支电极连接在一起后与淬灭电阻连接,淬灭电阻与接地公共电极连接。According to an embodiment of the present disclosure, the silicon photomultiplier tube also includes a bias common electrode, a branch electrode and a ground common electrode; all positive electrodes are connected together through the branch electrodes and then connected to the bias common electrode, and the negative electrodes of each column are connected together through the branch electrodes and then connected to the quenching resistor, and the quenching resistor is connected to the ground common electrode.

根据本公开的实施例,正电极和负电极的直径为1-2μm,深度为5-45μm,分支电极的宽度为1-3μm,偏压公共电极和接地公共电极的宽度为100-300μm。According to an embodiment of the present disclosure, the positive electrode and the negative electrode have a diameter of 1-2 μm and a depth of 5-45 μm, the branch electrode has a width of 1-3 μm, and the bias common electrode and the ground common electrode have a width of 100-300 μm.

根据本公开的实施例,衬底为重掺杂的P型低阻硅衬底,外延层为轻掺杂的p型高阻硅外延层。According to an embodiment of the present disclosure, the substrate is a heavily doped P-type low-resistance silicon substrate, and the epitaxial layer is a lightly doped P-type high-resistance silicon epitaxial layer.

根据本公开的实施例,衬底的电阻率为0.001-10Ω.cm,外延层的电阻率为10-1000Ω.cm。According to an embodiment of the present disclosure, the resistivity of the substrate is 0.001-10Ω.cm, and the resistivity of the epitaxial layer is 10-1000Ω.cm.

根据本公开的实施例,衬底的厚度为0.1-1mm,外延层的厚度为10-50μm。According to an embodiment of the present disclosure, the thickness of the substrate is 0.1-1 mm, and the thickness of the epitaxial layer is 10-50 μm.

根据本公开的实施例,减反射层的材料为氧化硅,厚度为100-200nm。According to an embodiment of the present disclosure, the material of the anti-reflection layer is silicon oxide, and the thickness is 100-200 nm.

本公开另一方面提供一种光电器件,包括上述硅光电倍增管,其中,硅光电倍增管用于对光子进行探测,光电器件应用于近红外激光雷达和近红外脑功能成像。Another aspect of the present disclosure provides an optoelectronic device, including the above-mentioned silicon photomultiplier tube, wherein the silicon photomultiplier tube is used to detect photons, and the optoelectronic device is applied to near-infrared laser radar and near-infrared brain function imaging.

附图说明BRIEF DESCRIPTION OF THE DRAWINGS

通过以下参照附图对本公开实施例的描述,本公开的上述以及其他目的、特征和优点将更为清楚,在附图中:The above and other objects, features and advantages of the present disclosure will become more apparent through the following description of the embodiments of the present disclosure with reference to the accompanying drawings, in which:

图1示意性示出了根据本公开一实施例的硅光电倍增管结构的剖面图。FIG1 schematically shows a cross-sectional view of a silicon photomultiplier tube structure according to an embodiment of the present disclosure.

图2示意性示出了根据本公开另一实施例的硅光电倍增管结构的俯视图。FIG. 2 schematically shows a top view of a silicon photomultiplier tube structure according to another embodiment of the present disclosure.

图3示意性示出了根据本公开又一实施例的硅光电倍增管结构的俯视图。FIG. 3 schematically shows a top view of a silicon photomultiplier tube structure according to yet another embodiment of the present disclosure.

图4示意性示出了根据本公开实施例的硅光电倍增管的制备方法流程图。FIG. 4 schematically shows a flow chart of a method for preparing a silicon photomultiplier tube according to an embodiment of the present disclosure.

图5示意性示出了根据本公开实施例的硅光电倍增管的制备方法中各工艺步骤对应的结构图。FIG. 5 schematically shows a structural diagram corresponding to each process step in the method for preparing a silicon photomultiplier tube according to an embodiment of the present disclosure.

图6示意性示出了根据本公开实施例的硅光电倍增管的工作原理图FIG. 6 schematically shows a working principle diagram of a silicon photomultiplier tube according to an embodiment of the present disclosure.

图7示意性示出了根据本公开实施例的硅光电倍增管单个竖直柱状PN结截面图。FIG. 7 schematically shows a cross-sectional view of a single vertical columnar PN junction of a silicon photomultiplier tube according to an embodiment of the present disclosure.

【附图标记说明】[Description of Reference Numerals]

1-衬底,2-外延层,3-N++掺杂区,4-P++掺杂区,5-正电极,6-负电极,7-建反射层,8-淬灭电阻,9-偏压公共电极,10-分支电极,11-接地公共电极。1-substrate, 2-epitaxial layer, 3-N ++ doped region, 4-P ++ doped region, 5-positive electrode, 6-negative electrode, 7-reflective layer, 8-quenching resistor, 9-bias common electrode, 10-branch electrode, 11-ground common electrode.

具体实施方式Detailed ways

为使本公开的目的、技术方案和优点更加清楚明白,以下结合具体实施例,并参照附图,对本公开进一步详细说明。显然,所描述的实施例是本公开一部分实施例,而不是全部的实施例。基于本公开中的实施例,本领域普通技术人员在没有做出创造性劳动前提下所获得的所有其他实施例,都属于本公开保护的范围。In order to make the purpose, technical solutions and advantages of the present disclosure more clearly understood, the present disclosure is further described in detail below in combination with specific embodiments and with reference to the accompanying drawings. Obviously, the described embodiments are part of the embodiments of the present disclosure, rather than all of the embodiments. Based on the embodiments in the present disclosure, all other embodiments obtained by ordinary technicians in the field without creative work are within the scope of protection of the present disclosure.

在此使用的术语仅仅是为了描述具体实施例,而并非意在限制本公开。在此使用的术语“包括”、“包含”等表明了所述特征、步骤、操作和/或部件的存在,但是并不排除存在或添加一个或多个其他特征、步骤、操作或部件。The terms used herein are only for describing specific embodiments and are not intended to limit the present disclosure. The terms "include", "comprising", etc. used herein indicate the existence of the features, steps, operations and/or components, but do not exclude the existence or addition of one or more other features, steps, operations or components.

在本公开中,除非另有明确的规定和限定,术语“安装”、“相连”“连接”、“固定”等术语应做广义理解,例如,可以是固定连接,也可以是可拆卸连接,或成一体;可以是机械连接,也可以是电连接或可以互相通讯;可以是直接连接,也可以通过中间媒介间接相连,可以是两个元件内部的连通或两个元件的相互作用关系。对于本领域的普通技术人员而言,可以根据具体情况理解上述术语在本公开中的具体含义。In the present disclosure, unless otherwise clearly specified and limited, the terms "installed", "connected", "connected", "fixed" and the like should be understood in a broad sense, for example, it can be a fixed connection, a detachable connection, or an integral connection; it can be a mechanical connection, an electrical connection, or can communicate with each other; it can be a direct connection, or it can be indirectly connected through an intermediate medium, it can be the internal connection of two elements or the interaction relationship between two elements. For ordinary technicians in this field, the specific meanings of the above terms in the present disclosure can be understood according to specific circumstances.

在本公开的描述中,需要理解的是,术语“纵向”、“长度”、“周向”、“前”、“后”、“左”、“右”、“顶”、“底”、“内”、“外”等指示的方位或位置关系为基于附图所示的方位或位置关系,仅是为了便于描述本公开和简化描述,而不是指示或暗示所指的子系统或元件必须具有特定的方位、以特定的方位构造和操作,因此不能理解为对本公开的限制。In the description of the present disclosure, it should be understood that the terms "longitudinal", "length", "circumferential", "front", "rear", "left", "right", "top", "bottom", "inside", "outside", etc., indicating the orientation or positional relationship are based on the orientation or positional relationship shown in the accompanying drawings, and are only for the convenience of describing the present disclosure and simplifying the description, and do not indicate or imply that the subsystem or element referred to must have a specific orientation, be constructed and operated in a specific orientation, and therefore cannot be understood as a limitation on the present disclosure.

贯穿附图,相同的元素由相同或相近的附图标记来表示。可能导致本公开的理解造成混淆时,将省略常规结构或构造。并且图中各部件的形状、尺寸、位置关系不反映真实大小、比例和实际位置关系。另外,在本公开中,不应将位于括号之间的任何参考符号构造成对本公开的限制。Throughout the drawings, the same elements are represented by the same or similar reference numerals. Conventional structures or configurations will be omitted when they may cause confusion in the understanding of the present disclosure. The shapes, sizes, and positional relationships of the components in the drawings do not reflect the actual size, proportion, and actual positional relationship. In addition, in the present disclosure, any reference symbol between brackets should not be constructed as a limitation to the present disclosure.

类似地,为了精简本公开并帮助理解各个公开方面中的一个或多个,在上面对本公开示例性实施例的描述中,本公开的各个特征有时被一起分到单个实施例、图或者对其描述中。参考术语“一个实施例”、“一些实施例”、“示例”、“具体示例”、或“一些示例”等的描述意指结合该实施例或示例描述的具体特征、结构、材料或者特点包含于本公开的至少一个实施例或示例中。本说明书中,对上述术语的示意性表述不一定指的是相同的实施例或示例。而且,描述的具体特征、结构、材料或者特点可以在任何的一个或者多个实施例或示例中以合适的方式结合。Similarly, in order to simplify the present disclosure and help understand one or more of the various disclosed aspects, in the above description of the exemplary embodiments of the present disclosure, the various features of the present disclosure are sometimes grouped together into a single embodiment, figure, or description thereof. The description with reference to the terms "one embodiment", "some embodiments", "example", "specific example", or "some examples" and the like means that the specific features, structures, materials, or characteristics described in conjunction with the embodiment or example are included in at least one embodiment or example of the present disclosure. In this specification, the schematic representation of the above terms does not necessarily refer to the same embodiment or example. Moreover, the specific features, structures, materials, or characteristics described may be combined in any one or more embodiments or examples in a suitable manner.

此外,术语“第一”、“第二”仅用于描述目的,而不能理解为指示或暗示相对重要性或者隐含指明所指示的技术特征的数量。因此,限定有“第一”、“第二”的特征可以明示或者隐含地包括一个或者更多个该特征。在本公开的描述中,“多个”的含义是至少两个,例如两个、三个等,除非另有明确具体的限定。In addition, the terms "first" and "second" are used for descriptive purposes only and should not be understood as indicating or implying relative importance or implicitly indicating the number of the indicated technical features. Therefore, a feature defined as "first" or "second" may explicitly or implicitly include one or more of the feature. In the description of the present disclosure, the meaning of "plurality" is at least two, such as two, three, etc., unless otherwise clearly and specifically defined.

针对现有SiPM较低的光子探测效率,特别是近红外波段效率较低的问题,本公开实施例提供一种硅光电倍增管,该硅光电倍增管基于竖直柱状结构的PN结,可在较低工作电压下实现高效的光子探测效率。下面结合附图进行详细介绍。In view of the low photon detection efficiency of existing SiPMs, especially the low efficiency in the near-infrared band, the present disclosure provides a silicon photomultiplier tube, which is based on a PN junction with a vertical columnar structure and can achieve high photon detection efficiency at a low operating voltage. The following is a detailed introduction with reference to the accompanying drawings.

图1示意性示出了根据本公开一实施例的硅光电倍增管结构的剖面图。FIG1 schematically shows a cross-sectional view of a silicon photomultiplier tube structure according to an embodiment of the present disclosure.

如图1所示,该硅光电倍增管例如可以包括:As shown in FIG. 1 , the silicon photomultiplier tube may include, for example:

衬底1,可以由P型低阻硅构成。其中,衬底1例如可以为重掺杂的P型低阻硅衬底。The substrate 1 may be made of P-type low-resistance silicon, wherein the substrate 1 may be, for example, a heavily doped P-type low-resistance silicon substrate.

外延层2,形成于衬底1的表面,外延层2可以由p型高阻硅构成。其中,外延层2例如可以为轻掺杂的p型高阻硅外延层The epitaxial layer 2 is formed on the surface of the substrate 1. The epitaxial layer 2 may be composed of p-type high-resistance silicon. The epitaxial layer 2 may be, for example, a lightly doped p-type high-resistance silicon epitaxial layer.

多个N++掺杂区3和多个P++掺杂区4,规则分布在外延层2中,每个N++掺杂区3和外延层2可以组成一个PN结,进而多个N++掺杂区3与外延层2可以形成多个PN结,沿垂直于衬底1的方向(图1所示的竖直方向),N++掺杂区3和P++掺杂区4可以呈柱状结构。Multiple N ++ doped regions 3 and multiple P ++ doped regions 4 are regularly distributed in the epitaxial layer 2. Each N ++ doped region 3 and the epitaxial layer 2 can form a PN junction, and then multiple N ++ doped regions 3 and the epitaxial layer 2 can form multiple PN junctions. Along the direction perpendicular to the substrate 1 (the vertical direction shown in Figure 1), the N ++ doped region 3 and the P ++ doped region 4 can be in a columnar structure.

正电极5,形成于每个P++掺杂区4中,也即每一个P++掺杂区4中设置一个正电极5。The positive electrode 5 is formed in each P ++ doping region 4 , that is, one positive electrode 5 is disposed in each P ++ doping region 4 .

负电极6,形成于每个N++掺杂区3中,也即每一个N++掺杂区3中设置一个负电极6。The negative electrode 6 is formed in each N ++ doping region 3 , that is, one negative electrode 6 is disposed in each N ++ doping region 3 .

减反射层7,形成于外延层2表面,其中,正电极5与负电极6对应的区域未形成减反射层7。The anti-reflection layer 7 is formed on the surface of the epitaxial layer 2 , wherein the anti-reflection layer 7 is not formed in the region corresponding to the positive electrode 5 and the negative electrode 6 .

淬灭电阻8,形成于减反射层7表面且与负电极6连接。The quenching resistor 8 is formed on the surface of the anti-reflection layer 7 and connected to the negative electrode 6 .

根据本实施例提供的硅光电倍增管,通过在外延层中引入由竖直状结构的N++掺杂区和外延层组成的竖直柱状PN结,在反向偏压的作用下,P-/N++界面会形成立体耗尽区,与传统的平面结构PN结相比,增加了耗尽区的体积,从而在不提高工作电压的条件下提高光子的探测效率。解决了传统硅光电倍增管效率和电压不能兼顾的问题。进一步地,通过设置减反射层以减少入射光的反射,进一步提高光子的探测效率。According to the silicon photomultiplier tube provided in this embodiment, by introducing a vertical columnar PN junction composed of a vertically structured N ++ doped region and an epitaxial layer in the epitaxial layer, a three-dimensional depletion region is formed at the P-/N++ interface under the action of reverse bias, which increases the volume of the depletion region compared to the traditional planar structure PN junction, thereby improving the detection efficiency of photons without increasing the operating voltage. The problem that the efficiency and voltage of traditional silicon photomultiplier tubes cannot be taken into account at the same time is solved. Furthermore, by setting an anti-reflection layer to reduce the reflection of incident light, the detection efficiency of photons is further improved.

图2示意性示出了根据本公开另一实施例的硅光电倍增管结构的俯视图。FIG. 2 schematically shows a top view of a silicon photomultiplier tube structure according to another embodiment of the present disclosure.

如图2所示,本实施例的硅光电倍增管在图1所示的硅光电倍增管的基础上对N++掺杂区3和P++掺杂区4的结构进行进一步设计,本实施例的N++掺杂区3和P++掺杂区4的分布例如可以为:P++掺杂区4以多边形蜂窝状周期分布在外延层2中,N++掺杂区3位于多边形的中心。As shown in FIG2 , the silicon photomultiplier tube of this embodiment further designs the structures of the N ++ doping region 3 and the P++ doping region 4 on the basis of the silicon photomultiplier tube shown in FIG1 . The distribution of the N ++ doping region 3 and the P ++ doping region 4 of this embodiment can be, for example, that the P ++ doping region 4 is periodically distributed in the epitaxial layer 2 in a polygonal honeycomb shape, and the N++ doping region 3 is located at the center of the polygon.

图3示意性示出了根据本公开又一实施例的硅光电倍增管结构的俯视图。FIG. 3 schematically shows a top view of a silicon photomultiplier tube structure according to yet another embodiment of the present disclosure.

如图3所示,本实施例的N++掺杂区3和P++掺杂区4的分布与图2所示的N++掺杂区3和P++掺杂区4的分布的区别在于:N++掺杂区3和P++掺杂区4的相对位置可以对调。,例如可以为:N++掺杂区3以多边形蜂窝状周期分布在外延层2中,P++掺杂区4位于多边形的中心。As shown in FIG3 , the distribution of the N ++ doping region 3 and the P ++ doping region 4 of the present embodiment is different from the distribution of the N ++ doping region 3 and the P ++ doping region 4 shown in FIG2 in that the relative positions of the N ++ doping region 3 and the P ++ doping region 4 can be swapped. For example, the N ++ doping region 3 can be periodically distributed in the epitaxial layer 2 in a polygonal honeycomb shape, and the P ++ doping region 4 is located at the center of the polygon.

优选地,多边形可以是正多边形,例如,等边三角形、正方形、正五边形、正六边形等等,本公开一实施例设置为正六边形。Preferably, the polygon may be a regular polygon, for example, an equilateral triangle, a square, a regular pentagon, a regular hexagon, etc. An embodiment of the present disclosure is set to a regular hexagon.

根据本公开实施例提供的多边形蜂窝状周期性排布的N++掺杂区3和P++掺杂区4,能够进一步提升PN结对入射光的吸收,进而提高光子的探测效率。The polygonal honeycomb-shaped periodically arranged N ++ doping regions 3 and P ++ doping regions 4 provided in the embodiment of the present disclosure can further enhance the absorption of incident light by the PN junction, thereby improving the detection efficiency of photons.

继续参阅图1-图3,在本公开又一实施例中,硅光电倍增管例如还可以包括偏压公共电极9、分支电极10和接地公共电极11。1 to 3 , in another embodiment of the present disclosure, the silicon photomultiplier tube may further include a bias common electrode 9 , branch electrodes 10 and a ground common electrode 11 .

所有正电极5通过分支电极10连接在一起后与偏压公共电极9连接,每一列的负电极6通过分支电极10连接在一起后与淬灭电阻8连接,淬灭电阻8与接地公共电极11连接。All positive electrodes 5 are connected together through branch electrodes 10 and then connected to the bias common electrode 9 . The negative electrodes 6 in each column are connected together through branch electrodes 10 and then connected to the quenching resistor 8 . The quenching resistor 8 is connected to the ground common electrode 11 .

基于该种电极结构,能够通过接地公共电极11直接将淬灭电阻8和所有负电极6接地GND,通过偏压公共电极9向所有的正电极5施加偏压V。Based on this electrode structure, the quenching resistor 8 and all negative electrodes 6 can be directly grounded to GND through the ground common electrode 11 , and a bias voltage V can be applied to all positive electrodes 5 through the bias common electrode 9 .

进一步地,在本公开又一实施例中,电极的形状可以与掺杂区的形状一致,也即沿垂直于衬底1的方向,正电极5和负电极6呈柱状结构。正电极5位于P++掺杂区4的中心位置,负电极6位于N++掺杂区3的中心位置。Further, in another embodiment of the present disclosure, the shape of the electrode can be consistent with the shape of the doped region, that is, the positive electrode 5 and the negative electrode 6 are in a columnar structure along the direction perpendicular to the substrate 1. The positive electrode 5 is located at the center of the P ++ doped region 4, and the negative electrode 6 is located at the center of the N ++ doped region 3.

根据本公开的实施例,将电极设置柱状结构且设置于掺杂区的中心位置,能够提高硅光电倍增管探测效率更高,探测速度更快。According to the embodiments of the present disclosure, the electrode is arranged in a columnar structure and is arranged at the center of the doping region, which can improve the detection efficiency of the silicon photomultiplier tube and the detection speed.

更进一步地,在本公开又一实施例中,对前述各实施例记载的硅光电倍增管的各结构的材料类型、尺寸参数或物理参数进行合理设计。Furthermore, in yet another embodiment of the present disclosure, the material type, dimensional parameters or physical parameters of each structure of the silicon photomultiplier tube described in the aforementioned embodiments are reasonably designed.

优选地,N++掺杂区3和P++掺杂区4的深度例如可以为6-46μm,直径例如可以为2-10μm。N++掺杂区3和P++掺杂区4之间的距离例如可以为8-20μm。N++掺杂区3和所述P++掺杂区4的掺杂浓度范围为1016-1020cm-3Preferably, the depth of the N ++ doping region 3 and the P ++ doping region 4 may be, for example, 6-46 μm, and the diameter may be, for example, 2-10 μm. The distance between the N ++ doping region 3 and the P ++ doping region 4 may be, for example, 8-20 μm. The doping concentration of the N ++ doping region 3 and the P ++ doping region 4 ranges from 10 16 to 10 20 cm -3 .

优选地,PN结的个数例如可以为102-106个。Preferably, the number of PN junctions may be, for example, 10 2 -10 6 .

优选地,正电极5和负电极6的直径例如可以为1-2μm,深度例如可以为5-45μm,分支电极10的宽度例如可以为1-3μm,偏压公共电极9和接地公共电极11的宽度例如可以为100-300μm。Preferably, the positive electrode 5 and the negative electrode 6 may have a diameter of 1-2 μm and a depth of 5-45 μm, the branch electrode 10 may have a width of 1-3 μm, and the bias common electrode 9 and the ground common electrode 11 may have a width of 100-300 μm.

优选地,衬底1的厚度例如可以为0.1-1mm,外延层2的厚度例如可以为10-50μm。Preferably, the thickness of the substrate 1 may be, for example, 0.1-1 mm, and the thickness of the epitaxial layer 2 may be, for example, 10-50 μm.

优选地,减反射层7的材料例如可以为氧化硅,厚度例如可以为100-200nm。Preferably, the material of the anti-reflection layer 7 may be, for example, silicon oxide, and the thickness may be, for example, 100-200 nm.

需要说明的是,各结构的材料类型、尺寸参数或物理参数并不是随意设置,而是在结构的基础上作出的优化设计,通过优化各结构的材料、结构参数或物理参数,以进一步提升硅光电倍增管探测效率。It should be noted that the material type, size parameters or physical parameters of each structure are not set arbitrarily, but are optimized designs based on the structure. The detection efficiency of the silicon photomultiplier tube is further improved by optimizing the material, structural parameters or physical parameters of each structure.

基于上述实施例描述的硅光电倍增管,本公开实施例还提供一种光电器件,该光电器件包括前述任一实施例描述的硅光电倍增管。该光电器件可应用于近红外激光雷达和近红外脑功能成像。Based on the silicon photomultiplier tube described in the above embodiments, the present disclosure also provides an optoelectronic device, which includes the silicon photomultiplier tube described in any of the above embodiments. The optoelectronic device can be applied to near-infrared laser radar and near-infrared brain function imaging.

在本公开又一实施例中,还提供一种制备方法,用于制备前述实施例描述的硅光电倍增管。In yet another embodiment of the present disclosure, a preparation method is provided for preparing the silicon photomultiplier tube described in the above embodiment.

图4示意性示出了根据本公开实施例的硅光电倍增管的制备方法流程图。图5示意性示出了根据本公开实施例的硅光电倍增管的制备方法中各工艺步骤对应的结构图。Fig. 4 schematically shows a flow chart of a method for preparing a silicon photomultiplier tube according to an embodiment of the present disclosure. Fig. 5 schematically shows a structural diagram corresponding to each process step in a method for preparing a silicon photomultiplier tube according to an embodiment of the present disclosure.

如图4和图5所示,该制备方法例如可以包括操作S401~操作S411。As shown in FIG. 4 and FIG. 5 , the preparation method may include, for example, operations S401 to S411 .

在操作S401,在衬底上外延生长外延层。In operation S401 , an epitaxial layer is epitaxially grown on a substrate.

在本实施例中,衬底1的材料例如可以为P++硅,可以外延P-掺杂硅作为外延层2,制备得到的结构如图5中的a所示。其中,衬底1的电阻率例如为0.001Ω.cm,外延层2的电阻率例如为100Ω.cm。In this embodiment, the material of the substrate 1 may be, for example, P ++ silicon, and P-doped silicon may be epitaxially grown as the epitaxial layer 2, and the prepared structure is shown in a of FIG5 . The resistivity of the substrate 1 is, for example, 0.001Ω.cm, and the resistivity of the epitaxial layer 2 is, for example, 100Ω.cm.

在操作S402,在外延层上生长减反射层。In operation S402 , an anti-reflection layer is grown on the epitaxial layer.

在本实施例中,可以通过在外延层2上生长氧化硅得到减反射层7。制备得到的结构如图5中的b所示。其中,减反射层7的厚度例如可以为160nm,生长的方法例如可以采用等离子体增强化学的气相沉积法(Plasma Enhanced Chemical Vapor Deposition,PECVD)。In this embodiment, the anti-reflection layer 7 can be obtained by growing silicon oxide on the epitaxial layer 2. The prepared structure is shown in b of Figure 5. The thickness of the anti-reflection layer 7 can be, for example, 160 nm, and the growth method can be, for example, plasma enhanced chemical vapor deposition (PECVD).

在操作S403,刻蚀掉部分减反射层和外延层。In operation S403 , a portion of the anti-reflection layer and the epitaxial layer are etched away.

在本实施例中,可以使用光刻或刻蚀工艺刻蚀掉部分减反射层7和外延层2形成沿减反射层7指向外延层2的第一深槽,第一深槽可以为柱状形,数量可以为多个,规则分布在减反射层7和外延层2中。制备得到的结构如图5中的c所示。其中,第一深槽刻蚀的深度例如可以为26μm,直径例如可以为3μm。In this embodiment, a photolithography or etching process can be used to etch away part of the anti-reflection layer 7 and the epitaxial layer 2 to form a first deep groove pointing from the anti-reflection layer 7 to the epitaxial layer 2. The first deep groove can be columnar, and the number can be multiple, and the first deep groove can be regularly distributed in the anti-reflection layer 7 and the epitaxial layer 2. The prepared structure is shown in c in Figure 5. The depth of the first deep groove etching can be, for example, 26 μm, and the diameter can be, for example, 3 μm.

在操作S404,在第一深槽中形成N++掺杂区。In operation S404 , an N ++ doped region is formed in the first deep trench.

在本实施例中,可以采用热扩散方式在外延层的第一深槽中形成N++掺杂区3。制备得到的结构如图5中的d所示。In this embodiment, the N++ doped region 3 can be formed in the first deep trench of the epitaxial layer by thermal diffusion. The prepared structure is shown in d of FIG5 .

在操作S405,在第一深槽中沉积氧化硅层。In operation S405 , a silicon oxide layer is deposited in the first deep trench.

在本实施例中,第一深槽中的氧化硅层用于在后续制备过程中对N++掺杂区3起保护作用。制备得到的结构如图5中的e所示。In this embodiment, the silicon oxide layer in the first deep trench is used to protect the N ++ doped region 3 in the subsequent preparation process. The prepared structure is shown in FIG5e.

在操作S406,刻蚀掉部分减反射层和外延层。In operation S406 , a portion of the anti-reflection layer and the epitaxial layer are etched away.

在本实施例中,可以使用光刻或刻蚀工艺刻蚀掉部分减反射层7和外延层2形成沿减反射层7指向外延层2的第二深槽,第二深槽可以为柱状形,数量可以为多个,规则分布在减反射层7和外延层2中且成蜂窝状分布在第一凹槽周围。制备得到的结构如图5中的f所示。其中,第二深槽刻蚀的深度例如可以为26μm,直径例如可以为3μm。第一凹槽的个数例如可以为100排,每排100个,第一凹槽与第二凹槽之间的距离例如可以为10μm。In this embodiment, a photolithography or etching process can be used to etch away part of the anti-reflection layer 7 and the epitaxial layer 2 to form a second deep groove pointing along the anti-reflection layer 7 to the epitaxial layer 2. The second deep groove can be columnar, and the number can be multiple, regularly distributed in the anti-reflection layer 7 and the epitaxial layer 2 and honeycomb distributed around the first groove. The prepared structure is shown in f in Figure 5. The depth of the second deep groove etching can be, for example, 26μm, and the diameter can be, for example, 3μm. The number of the first groove can be, for example, 100 rows, 100 in each row, and the distance between the first groove and the second groove can be, for example, 10μm.

在操作S407,在第二深槽中形成N++掺杂区。In operation S407 , an N ++ doped region is formed in the second deep trench.

在本实施例中,可以采用热扩散方式在外延层的第二深槽中形成P++掺杂区4。制备得到的结构如图5中的g所示。In this embodiment, a P ++ doped region 4 may be formed in the second deep trench of the epitaxial layer by thermal diffusion. The prepared structure is shown in g of FIG5 .

在操作S408,腐蚀第一深槽中的氧化硅层。In operation S408, the silicon oxide layer in the first deep trench is etched.

在本实施例中,制备得到的结构如图5中的h所示。In this embodiment, the prepared structure is shown in h of FIG. 5 .

在操作S409,在所有第一凹槽和第二凹槽中沉积金属并退火形成欧姆接触,得到正电极和负电极。In operation S409 , metal is deposited in all the first grooves and the second grooves and annealed to form ohmic contacts, thereby obtaining positive electrodes and negative electrodes.

在本实施例中,正电极5形成于P++掺杂区4中,负电极6形成于N++掺杂区3中。制备得到的结构如图5中的i所示。In this embodiment, the positive electrode 5 is formed in the P ++ doping region 4, and the negative electrode 6 is formed in the N ++ doping region 3. The prepared structure is shown in FIG5 i.

在操作S410,在减反射层表面制备淬灭电阻。In operation S410, a quenching resistor is prepared on a surface of the anti-reflection layer.

在本实施例中,可以制备多晶硅淬灭电阻,淬灭电阻8可以与负电极6连接。制备得到的结构如图5中的j所示。其中,淬灭电阻8的电阻大小例如可以为400kΩ。In this embodiment, a polysilicon quenching resistor can be prepared, and the quenching resistor 8 can be connected to the negative electrode 6. The prepared structure is shown in j in Figure 5. The resistance of the quenching resistor 8 can be, for example, 400 kΩ.

在操作S411,制备偏压公共电极、分支电极和接地公共电极。In operation S411, a bias common electrode, branch electrodes, and a ground common electrode are prepared.

在本实施例中,所有正电极5可以通过分支电极10连接在一起后与偏压公共电极9连接,每一排的负电极6可以通过分支电极10连接在一起后与淬灭电阻8连接,淬灭电阻8与接地公共电极11连接。制备得到的结构如图5中的k所示。In this embodiment, all positive electrodes 5 can be connected together through branch electrodes 10 and then connected to the bias common electrode 9, and each row of negative electrodes 6 can be connected together through branch electrodes 10 and then connected to the quenching resistor 8, and the quenching resistor 8 is connected to the ground common electrode 11. The prepared structure is shown in k in Figure 5.

至此完成光电倍增管的制备。This completes the preparation of the photomultiplier tube.

图6示意性示出了根据本公开实施例的硅光电倍增管的工作原理图。图7示意性示出了根据本公开实施例的硅光电倍增管单个竖直柱状PN结截面图。Fig. 6 schematically shows a working principle diagram of a silicon photomultiplier tube according to an embodiment of the present disclosure. Fig. 7 schematically shows a cross-sectional view of a single vertical columnar PN junction of a silicon photomultiplier tube according to an embodiment of the present disclosure.

如图6及图7所示,SiPM包括多个单元,每个单元都有公共的正电极(阳极)和负电极(阴极),每个单元包括竖直柱状(立体)PN结和淬灭电阻。在反向偏压的作用下,P-/N++界面会形成立体耗尽区,与传统的平面结构PN结相比,该种立体结构的竖直柱状PN结增加了耗尽区的体积,从而在不提高工作电压的条件下提高光子的探测效率。实现结果表明,这种立体结构PN结与平面结构PN结相比,可将光子探测效率提高3倍以上。As shown in Figures 6 and 7, SiPM includes multiple units, each unit has a common positive electrode (anode) and a negative electrode (cathode), and each unit includes a vertical columnar (three-dimensional) PN junction and a quenching resistor. Under the action of reverse bias, a three-dimensional depletion region will be formed at the P-/N++ interface. Compared with the traditional planar structure PN junction, this three-dimensional vertical columnar PN junction increases the volume of the depletion region, thereby improving the photon detection efficiency without increasing the operating voltage. The results show that this three-dimensional structure PN junction can increase the photon detection efficiency by more than 3 times compared with the planar structure PN junction.

综上所述,本公开实施例的光电倍增管通过引入竖直柱状PN,在反向偏压的作用下,增加了耗尽区的体积,以增加对入射光的吸收,从而提高光子探测效率,同时不增加工作电压,解决了平面结构PN结效率和电压不能兼顾的问题。进一步地,通过设置为多边形蜂窝状周期性排布的N++掺杂区3和P++掺杂区4,能够提升PN结对入射光的吸收,进而提高光子的探测效率。将电极设置柱状结构且设置于掺杂区的中心位置,能够提高硅光电倍增管探测效率更高,探测速度更快。更进一步地,通过设置减反射层以减少入射光的反射,进一步提高光子的探测效率。此外,通过合理设计硅光电倍增管的各结构的材料类型、尺寸参数或物理参数,以进一步提升硅光电倍增管探测效率。In summary, the photomultiplier tube of the embodiment of the present disclosure increases the volume of the depletion region under the action of reverse bias by introducing a vertical columnar PN to increase the absorption of incident light, thereby improving the photon detection efficiency, while not increasing the operating voltage, solving the problem that the efficiency and voltage of the planar structure PN junction cannot be taken into account at the same time. Furthermore, by setting the N ++ doping area 3 and the P ++ doping area 4 to be arranged periodically in a polygonal honeycomb shape, the absorption of the incident light by the PN junction can be improved, thereby improving the detection efficiency of photons. Setting the electrode in a columnar structure and setting it at the center of the doping area can improve the detection efficiency of the silicon photomultiplier tube to be higher and the detection speed to be faster. Furthermore, by setting an anti-reflection layer to reduce the reflection of the incident light, the detection efficiency of the photons is further improved. In addition, by reasonably designing the material type, dimensional parameters or physical parameters of each structure of the silicon photomultiplier tube, the detection efficiency of the silicon photomultiplier tube can be further improved.

以上所述的具体实施例,对本公开的目的、技术方案和有益效果进行了进一步详细说明,所应理解的是,以上所述仅为本公开的具体实施例而已,并不用于限制本公开,凡在本公开的精神和原则之内,所做的任何修改、等同替换、改进等,均应包含在本公开的保护范围之内。The specific embodiments described above further illustrate the purpose, technical solutions and beneficial effects of the present disclosure. It should be understood that the above description is only a specific embodiment of the present disclosure and is not intended to limit the present disclosure. Any modifications, equivalent substitutions, improvements, etc. made within the spirit and principles of the present disclosure should be included in the protection scope of the present disclosure.

Claims (17)

1.一种硅光电倍增管,其特征在于,包括:1. A silicon photomultiplier tube, comprising: 衬底(1),由P型低阻硅构成;A substrate (1) composed of P-type low-resistance silicon; 外延层(2),形成于所述衬底(1)的表面,所述外延层(2)由p型高阻硅构成;An epitaxial layer (2) is formed on the surface of the substrate (1), and the epitaxial layer (2) is composed of p-type high-resistance silicon; 多个N++掺杂区(3)和多个P++掺杂区(4),规则分布在所述外延层(2)中,每个N++掺杂区(3)和所述外延层(2)组成一个PN结,沿垂直于所述衬底(1)的方向,所述N++掺杂区(3)和所述P++掺杂区(4)呈柱状结构;其中,所述P++掺杂区(4)以多边形蜂窝状周期分布在所述外延层(2)中,或所述N++掺杂区(3)以多边形蜂窝状周期分布在所述外延层(2)中;A plurality of N ++ doped regions (3) and a plurality of P ++ doped regions (4) are regularly distributed in the epitaxial layer (2), each N ++ doped region (3) and the epitaxial layer (2) forming a PN junction, and along a direction perpendicular to the substrate (1), the N ++ doped regions (3) and the P ++ doped regions (4) present a columnar structure; wherein the P ++ doped regions (4) are periodically distributed in the epitaxial layer (2) in a polygonal honeycomb shape, or the N ++ doped regions (3) are periodically distributed in the epitaxial layer (2) in a polygonal honeycomb shape; 正电极(5),形成于每个所述P++掺杂区(4)中;A positive electrode (5) formed in each of the P ++ doped regions (4); 负电极(6),形成于每个所述N++掺杂区(3)中;A negative electrode (6) formed in each of the N ++ doped regions (3); 减反射层(7),形成于所述外延层(2)表面,其中,所述正电极(5)与所述负电极(6)对应的区域未形成所述减反射层(7);an anti-reflection layer (7) formed on the surface of the epitaxial layer (2), wherein the anti-reflection layer (7) is not formed in the region corresponding to the positive electrode (5) and the negative electrode (6); 淬灭电阻(8),形成于所述减反射层(7)表面且与所述负电极(6)连接。A quenching resistor (8) is formed on the surface of the anti-reflection layer (7) and is connected to the negative electrode (6). 2.根据权利要求1所述的硅光电倍增管,其特征在于,在所述P++掺杂区(4)以多边形蜂窝状周期分布在所述外延层(2)中的情况下,所述N++掺杂区(3)位于所述多边形的中心。2. The silicon photomultiplier tube according to claim 1, characterized in that, when the P ++ doped region (4) is periodically distributed in the epitaxial layer (2) in a polygonal honeycomb shape, the N ++ doped region (3) is located at the center of the polygon. 3.根据权利要求1所述的硅光电倍增管,其特征在于,在所述N++掺杂区(3)以多边形蜂窝状周期分布在所述外延层(2)中的情况下,所述P++掺杂区(4)位于所述多边形的中心。3. The silicon photomultiplier tube according to claim 1, characterized in that, when the N ++ doped region (3) is periodically distributed in the epitaxial layer (2) in a polygonal honeycomb shape, the P ++ doped region (4) is located at the center of the polygon. 4.根据权利要求2或3所述的硅光电倍增管,其特征在于,所述多边形为正六边形。4 . The silicon photomultiplier tube according to claim 2 , wherein the polygon is a regular hexagon. 5.根据权利要求1-3任一项所述的硅光电倍增管,其特征在于,所述N++掺杂区(3)和所述P++掺杂区(4)的深度为6-46μm,直径为2-10μm。5. The silicon photomultiplier tube according to any one of claims 1 to 3, characterized in that the N ++ doped region (3) and the P ++ doped region (4) have a depth of 6-46 μm and a diameter of 2-10 μm. 6.根据权利要求1-3任一项所述的硅光电倍增管,其特征在于,所述N++掺杂区(3)和所述P++掺杂区(4)之间的距离为8-20μm。6. The silicon photomultiplier tube according to any one of claims 1 to 3, characterized in that the distance between the N ++ doped region (3) and the P ++ doped region (4) is 8-20 μm. 7.根据权利要求1-3任一项所述的硅光电倍增管,其特征在于,所述N++掺杂区(3)和所述P++掺杂区(4)的掺杂浓度范围为1016-1020cm-37. The silicon photomultiplier tube according to any one of claims 1 to 3, characterized in that the doping concentration of the N ++ doping region (3) and the P ++ doping region (4) is in the range of 1016-1020 cm -3 . 8.根据权利要求1-3任一项所述的硅光电倍增管,其特征在于,所述PN结的数量为102-106个。8 . The silicon photomultiplier tube according to claim 1 , wherein the number of the PN junctions is 10 2 -10 6 . 9.根据权利要求1所述的硅光电倍增管,其特征在于,沿垂直于所述衬底(1)的方向,所述正电极(5)和所述负电极(6)呈柱状结构。9. The silicon photomultiplier tube according to claim 1, characterized in that, along a direction perpendicular to the substrate (1), the positive electrode (5) and the negative electrode (6) are in a columnar structure. 10.根据权利要求9所述的硅光电倍增管,其特征在于,所述正电极(5)位于所述P++掺杂区(4)的中心位置,所述负电极(6)位于所述N++掺杂区(3)的中心位置。10. The silicon photomultiplier tube according to claim 9, characterized in that the positive electrode (5) is located at the center of the P ++ doped region (4), and the negative electrode (6) is located at the center of the N ++ doped region (3). 11.根据权利要求9所述的硅光电倍增管,其特征在于,所述硅光电倍增管还包括偏压公共电极(9)、分支电极(10)和接地公共电极(11);11. The silicon photomultiplier tube according to claim 9, characterized in that the silicon photomultiplier tube further comprises a bias common electrode (9), a branch electrode (10) and a ground common electrode (11); 所有所述正电极(5)通过分支电极(10)连接在一起后与所述偏压公共电极(9)连接,每一列的所述负电极(6)通过分支电极(10)连接在一起后与所述淬灭电阻(8)连接,所述淬灭电阻(8)与所述接地公共电极(11)连接。All the positive electrodes (5) are connected together through branch electrodes (10) and then connected to the bias common electrode (9); the negative electrodes (6) in each column are connected together through branch electrodes (10) and then connected to the quenching resistor (8); and the quenching resistor (8) is connected to the ground common electrode (11). 12.根据权利要求11所述的硅光电倍增管,其特征在于,所述正电极(5)和所述负电极(6)的直径为1-2μm,深度为5-45μm,所述分支电极(10)的宽度为1-3μm,所述偏压公共电极(9)和所述接地公共电极(11)的宽度为100-300μm。12. The silicon photomultiplier tube according to claim 11, characterized in that the diameter of the positive electrode (5) and the negative electrode (6) is 1-2 μm, the depth is 5-45 μm, the width of the branch electrode (10) is 1-3 μm, and the width of the bias common electrode (9) and the ground common electrode (11) is 100-300 μm. 13.根据权利要求1所述的硅光电倍增管,其特征在于,所述衬底(1)为重掺杂的P型低阻硅衬底,所述外延层(2)为轻掺杂的p型高阻硅外延层。13. The silicon photomultiplier tube according to claim 1, characterized in that the substrate (1) is a heavily doped P-type low-resistance silicon substrate, and the epitaxial layer (2) is a lightly doped p-type high-resistance silicon epitaxial layer. 14.根据权利要求1所述的硅光电倍增管,其特征在于,所述衬底(1)的电阻率为0.001-10Ω.cm,所述外延层(2)的电阻率为10-1000Ω.cm。14. The silicon photomultiplier tube according to claim 1, characterized in that the resistivity of the substrate (1) is 0.001-10Ω.cm, and the resistivity of the epitaxial layer (2) is 10-1000Ω.cm. 15.根据权利要求1所述的硅光电倍增管,其特征在于,所述衬底(1)的厚度为0.1-1mm,所述外延层(2)的厚度为10-50μm。15. The silicon photomultiplier tube according to claim 1, characterized in that the thickness of the substrate (1) is 0.1-1 mm, and the thickness of the epitaxial layer (2) is 10-50 μm. 16.根据权利要求1所述的硅光电倍增管,其特征在于,减反射层(7)的材料为氧化硅,厚度为100-200nm。16. The silicon photomultiplier tube according to claim 1, characterized in that the anti-reflection layer (7) is made of silicon oxide and has a thickness of 100-200 nm. 17.一种光电器件,包括如权利要求1-16任一项所述的硅光电倍增管,其中,所述硅光电倍增管用于对光子进行探测,所述光电器件应用于近红外激光雷达和近红外脑功能成像。17. An optoelectronic device, comprising the silicon photomultiplier tube according to any one of claims 1 to 16, wherein the silicon photomultiplier tube is used to detect photons, and the optoelectronic device is applied to near-infrared laser radar and near-infrared brain function imaging.
CN202210619483.8A 2022-05-30 2022-05-30 Silicon photomultiplier tube and photoelectric devices Active CN114899268B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202210619483.8A CN114899268B (en) 2022-05-30 2022-05-30 Silicon photomultiplier tube and photoelectric devices

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202210619483.8A CN114899268B (en) 2022-05-30 2022-05-30 Silicon photomultiplier tube and photoelectric devices

Publications (2)

Publication Number Publication Date
CN114899268A CN114899268A (en) 2022-08-12
CN114899268B true CN114899268B (en) 2024-08-02

Family

ID=82726802

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202210619483.8A Active CN114899268B (en) 2022-05-30 2022-05-30 Silicon photomultiplier tube and photoelectric devices

Country Status (1)

Country Link
CN (1) CN114899268B (en)

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111540804A (en) * 2020-05-28 2020-08-14 湖北京邦科技有限公司 Semiconductor device and photodetection system

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100928204B1 (en) * 2007-12-11 2009-11-25 한국전자통신연구원 CMOS-based flat-panel avalanche photodiode using silicon epilayer and its manufacturing method
KR20140102944A (en) * 2013-02-15 2014-08-25 한국전자통신연구원 Silicon photomultiplier and method for manufacturing the silicon photomultiplier
US10121928B2 (en) * 2014-07-01 2018-11-06 Sensl Technologies Ltd. Semiconductor photomultiplier and a process of manufacturing a photomultiplier microcell
CN106784071B (en) * 2016-12-07 2018-09-28 同方威视技术股份有限公司 Photodiode device, photodiode detector and its manufacturing method
CN109920778B (en) * 2019-03-27 2024-02-06 北京燕东微电子科技有限公司 Semiconductor structure and testing method thereof

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111540804A (en) * 2020-05-28 2020-08-14 湖北京邦科技有限公司 Semiconductor device and photodetection system

Also Published As

Publication number Publication date
CN114899268A (en) 2022-08-12

Similar Documents

Publication Publication Date Title
TWI605602B (en) Photodiode array
CN113270507B (en) Avalanche photodiode and photomultiplier detector
CN103400872B (en) Structure of the PIN photoelectric detector that surface field strengthens and preparation method thereof
CN109671799B (en) Drift detector and method of making the same
CN105448945B (en) Coplanar electrode photoelectric diode array and preparation method thereof
CN110416335A (en) Silicon-based near-infrared single-photon avalanche diode detector and manufacturing method thereof
CN102024863B (en) High-speed enhanced ultraviolet silicon selective avalanche photodiode and manufacturing method thereof
US20130200477A1 (en) Semiconductor photomultiplier device
JP5908497B2 (en) Silicon-based photomultiplier tube manufacturing method, silicon-based photomultiplier tube manufacturing method, and radiation detector manufacturing method
CN113270508B (en) Avalanche photodiode and photomultiplier detector
CN110311008A (en) Optical detection device and optical detection ranging device
CN103904152B (en) Photoelectric detector and manufacturing method thereof and radiation detector
CN115274895B (en) Silicon photomultiplier detector
JP5963642B2 (en) Photodiode array
CN115084295A (en) Silicon photomultiplier structure applied to radiation and weak light detection and preparation method thereof
US20190305159A1 (en) Silicon carbide ultraviolet light photodetector and manufacturing process thereof
CN114899268B (en) Silicon photomultiplier tube and photoelectric devices
CN114005893B (en) Three-dimensional epitaxial injection hexagonal electrode silicon detector
CN216209942U (en) Silicon three-dimensional groove electrode detector
CN115224150A (en) Silicon photomultiplier and preparation method thereof
CN112289883A (en) Three-dimensional semiconductor avalanche photoelectric detection chip and preparation method thereof
RU2732695C1 (en) Avalanche photodetector (embodiments) and method of manufacturing thereof (embodiments)
CN114388632B (en) Multi-pixel free-running single photon detector based on floating ring and preparation method
JP5718782B2 (en) Method for manufacturing photovoltaic device
EP3640682B1 (en) Radiation detector, method for producing a radiation detector and method for operating a radiation detector

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant