CN114784104A - Radio frequency device without gold ohmic contact based on two-step annealing and preparation method thereof - Google Patents
Radio frequency device without gold ohmic contact based on two-step annealing and preparation method thereof Download PDFInfo
- Publication number
- CN114784104A CN114784104A CN202210377092.XA CN202210377092A CN114784104A CN 114784104 A CN114784104 A CN 114784104A CN 202210377092 A CN202210377092 A CN 202210377092A CN 114784104 A CN114784104 A CN 114784104A
- Authority
- CN
- China
- Prior art keywords
- layer
- metal
- thickness
- annealing
- sublayer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/40—FETs having zero-dimensional [0D], one-dimensional [1D] or two-dimensional [2D] charge carrier gas channels
- H10D30/47—FETs having zero-dimensional [0D], one-dimensional [1D] or two-dimensional [2D] charge carrier gas channels having 2D charge carrier gas channels, e.g. nanoribbon FETs or high electron mobility transistors [HEMT]
- H10D30/471—High electron mobility transistors [HEMT] or high hole mobility transistors [HHMT]
- H10D30/475—High electron mobility transistors [HEMT] or high hole mobility transistors [HHMT] having wider bandgap layer formed on top of lower bandgap active layer, e.g. undoped barrier HEMTs such as i-AlGaN/GaN HEMTs
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/01—Manufacture or treatment
- H10D30/015—Manufacture or treatment of FETs having heterojunction interface channels or heterojunction gate electrodes, e.g. HEMT
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/80—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
- H10D62/85—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being Group III-V materials, e.g. GaAs
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/60—Electrodes characterised by their materials
- H10D64/62—Electrodes ohmically coupled to a semiconductor
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Electrodes Of Semiconductors (AREA)
- Junction Field-Effect Transistors (AREA)
Abstract
Description
技术领域technical field
本发明涉及射频器件领域,尤其涉及一种基于两步退火的无金欧姆接触的射频器件及其制备方法。The invention relates to the field of radio frequency devices, in particular to a radio frequency device without gold ohmic contact based on two-step annealing and a preparation method thereof.
背景技术Background technique
目前射频功率器件主要问题之一是动态导通电阻低,将造成器件的最大开关频率降低和开关损耗的增加。关于源漏电极的接触金属化方案已经有二十多年的研究和优化。为了保证获得稳定、可靠和低阻欧姆接触的HEMT器件,最常用的是Ti/Al/Ni/Au的金属叠层方案。由下至上分别为接触层、覆盖层、阻挡层、帽层。常采用Ti作为接触层会与AlGaN中的N反应形成TiN,导致大量N空位的产生,从而使得电子容易发生隧穿效应。常采用Al作为覆盖层是为了防止AlGaN中的Al、Ga元素向外扩散导致施主浓度降低。常采用Ni作为隔离层是防止Au向AlGaN表面扩散。常采用Au作为帽层是防止Ti和Al被氧化形成高阻氧化层,导致接触电阻增大。在此基础上,金属堆叠完后在800℃至950℃温度范围内退火促进低阻接触的形成。One of the main problems of current RF power devices is the low dynamic on-resistance, which will reduce the maximum switching frequency of the device and increase the switching loss. Contact metallization schemes for source and drain electrodes have been researched and optimized for more than two decades. To ensure stable, reliable and low-resistance ohmic contact HEMT devices, the most commonly used metal stack scheme is Ti/Al/Ni/Au. From bottom to top are the contact layer, the cover layer, the barrier layer, and the cap layer. Ti is often used as a contact layer, which will react with N in AlGaN to form TiN, resulting in the generation of a large number of N vacancies, which makes electrons prone to tunneling effect. Al is often used as the cladding layer to prevent the Al and Ga elements in AlGaN from diffusing out, resulting in a decrease in the donor concentration. Ni is often used as an isolation layer to prevent the diffusion of Au to the surface of AlGaN. Au is often used as a cap layer to prevent Ti and Al from being oxidized to form a high-resistance oxide layer, resulting in an increase in contact resistance. On this basis, annealing in the temperature range of 800°C to 950°C after metal stacking promotes the formation of low-resistance contacts.
然而目前国内市场主流的半导体生产场线是以Si-CMOS工艺线生产的HEMT器件,采用传统的Ti/Al/Ni/Au方案中重金属Au会在Si中形成深能级杂质,污染CMOS工艺线。并且Au的使用不仅会造成高温退火形成粗糙的电极表面和边缘,还会导致尖峰电场的出现使得器件的击穿特性下降。因此采用低温无金欧姆工艺一方面避免了Au带来的污染问题从而提高了HEMT器件的性能可靠性,另一方面可实现Si-CMOS工艺线的大规模制造。However, the mainstream semiconductor production line in the domestic market is HEMT devices produced by Si-CMOS process line. In the traditional Ti/Al/Ni/Au scheme, heavy metal Au will form deep-level impurities in Si, polluting the CMOS process line. . And the use of Au will not only cause high temperature annealing to form rough electrode surfaces and edges, but also lead to the appearance of a peak electric field, which reduces the breakdown characteristics of the device. Therefore, the use of a low-temperature gold-free ohmic process avoids the pollution problem caused by Au, thereby improving the performance reliability of the HEMT device, and on the other hand, enables large-scale manufacturing of Si-CMOS process lines.
常规的W、Mo、Cu等无金欧姆接触电极,在高温退火过程中,由于金属Al层通常要求100nm以上,Al的厚度会远大于基础层Ti的厚度,大量未反应Al与团聚形成孤岛结构的Ti-Al合金不相融,导致源漏电极表面形貌以及边缘形貌差。For conventional W, Mo, Cu and other gold-free ohmic contact electrodes, during the high temperature annealing process, since the metal Al layer usually requires more than 100 nm, the thickness of Al will be much larger than the thickness of the base layer Ti, and a large amount of unreacted Al will agglomerate to form an island structure The Ti-Al alloys are incompatible, resulting in poor surface morphology and edge morphology of the source and drain electrodes.
发明内容SUMMARY OF THE INVENTION
本发明的首要目的是提供一种基于两步退火的无金欧姆接触的射频器件及其制备方法。该射频器件相较于传统的Ti/Al/Ni/Au欧姆接触电极金属体系,将Al薄层插入低功函数金属M层中,形成的M/Al/MAl/M等多层金属交叉堆叠作为接触层,再进行两步退火形成欧姆接触的方式,既有效增加了金属M和Al之间的接触面积使得Ti和Al能够充分的发生反应,也降低了工艺退火温度的要求,还形成了表面形貌粗糙度低、接触电阻值低的欧姆接触。凭借Cu具有优异的导电性、导热性和可塑性,且与铜互连技术和装配技术兼容性高,降低了工艺复杂度。在此基础上制备的射频器件,有效改善了导通电阻高的问题,提升了截止频率和最大震荡频率。The primary purpose of the present invention is to provide a gold-free ohmic contact radio frequency device based on two-step annealing and a preparation method thereof. Compared with the traditional Ti/Al/Ni/Au ohmic contact electrode metal system, the RF device inserts the Al thin layer into the low work function metal M layer, and the formed M/Al/MAl/M and other multi-layer metals are cross-stacked as the The contact layer, and then two-step annealing to form an ohmic contact, not only effectively increases the contact area between the metal M and Al, so that Ti and Al can fully react, but also reduces the requirements of the process annealing temperature, and also forms a surface Ohmic contact with low topographical roughness and low contact resistance value. Due to the excellent electrical conductivity, thermal conductivity and plasticity of Cu, and high compatibility with copper interconnect technology and assembly technology, the process complexity is reduced. The radio frequency device prepared on this basis effectively improves the problem of high on-resistance, and increases the cut-off frequency and the maximum oscillation frequency.
该射频器件包括衬底;布置于衬底上的第一半导体叠层,其包含氮化物沟道层;同层布置于所述第一半导体叠层上的源电极、第二半导体叠层和漏电极,所述第二半导体叠层包括布置于氮化物沟道层上的插入层和布置于插入层上的氮化物势垒层;以及布置于氮化物势垒层上的栅极;The radio frequency device includes a substrate; a first semiconductor stack arranged on the substrate, which includes a nitride channel layer; a source electrode, a second semiconductor stack and a leakage current arranged in the same layer on the first semiconductor stack a pole, the second semiconductor stack includes an insertion layer arranged on the nitride channel layer and a nitride barrier layer arranged on the insertion layer; and a gate arranged on the nitride barrier layer;
沿插入层指向氮化物势垒层的方向上,所述源电极和所述漏电极包括依次层叠的接触层、覆盖层、阻挡层和帽层,所述接触层由低功函数金属M子层和金属Al子层循环层叠组成,其包含至少三层子层,其中第一子层和最末子层为金属M。In the direction of the insertion layer pointing to the nitride barrier layer, the source electrode and the drain electrode include a contact layer, a cap layer, a barrier layer and a cap layer stacked in sequence, and the contact layer is composed of a low work function metal M sublayer and metal Al sublayers are formed by cyclic stacking, which comprises at least three sublayers, wherein the first sublayer and the last sublayer are metal M.
所述子层的厚度为5nm至15nm,所述接触层的总厚度为20nm至50nm。The thickness of the sub-layers is 5 nm to 15 nm, and the total thickness of the contact layer is 20 nm to 50 nm.
所述金属M选用Ti、Ta、Mo和V中的至少一种,所述金属M子层的总厚度不少于20nm。The metal M is selected from at least one of Ti, Ta, Mo and V, and the total thickness of the metal M sub-layer is not less than 20 nm.
所述覆盖层选用Al,厚度为30nm至50nm。The cover layer is selected from Al, and has a thickness of 30 nm to 50 nm.
所述子层为金属Al的厚度与所述覆盖层的总厚度不大于150nm。The thickness of the sub-layer is that the thickness of metal Al and the total thickness of the cover layer are not greater than 150 nm.
所述阻挡层选用Ni、Pt、Cr、Ti或Mo,厚度为30nm至50nm;所述帽层选用Cu,厚度为50nm至80nm。The blocking layer is selected from Ni, Pt, Cr, Ti or Mo, and has a thickness of 30 nm to 50 nm; the cap layer is selected from Cu, and has a thickness of 50 nm to 80 nm.
所述接触层和覆盖层沉积后,所述阻挡层和帽层沉积之前,进行低温快速热退火处理,退火氛围为N2,退火温度为500℃至600℃,退火时间为30s至60s。After the contact layer and the cover layer are deposited, and before the barrier layer and the cap layer are deposited, a low temperature rapid thermal annealing treatment is performed, the annealing atmosphere is N 2 , the annealing temperature is 500°C to 600°C, and the annealing time is 30s to 60s.
所述阻挡层和帽层沉积后,进行高温快速热退火处理,退火氛围为N2,退火温度为700℃至850℃,退火时间为60s至10min。After the barrier layer and the cap layer are deposited, high temperature rapid thermal annealing is performed, the annealing atmosphere is N 2 , the annealing temperature is 700°C to 850°C, and the annealing time is 60s to 10min.
氮化物势垒层选用厚度为5nm至15nm的InxAlyGa1-x-y N层,0≤x≤1,0≤y≤1。The nitride barrier layer is an InxAlyGa1 -xyN layer with a thickness of 5nm to 15nm, 0≤x≤1, 0≤y≤1.
所述第一半导体叠层还包括依次层叠于衬底与氮化物沟道层之间的应力释放层和缓冲层。The first semiconductor stack further includes a stress relief layer and a buffer layer sequentially stacked between the substrate and the nitride channel layer.
与现有技术相比较,本发明至少具有如下有益效果:Compared with the prior art, the present invention at least has the following beneficial effects:
本发明提供的射频器件在氮化物沟道层上设置由接触层、覆盖层、阻挡层和帽层依次层叠组成的源漏电极,源漏电极之间设置有插入层和氮化物势垒层,其中接触层由低功函数金属M子层和金属Al子层循环层叠而成,帽层选用Cu,从而形成无金欧姆接触的射频器件,其金属M层之间插入Al子层,使得金属M层与金属Al之间充分接触,降低了退火合金温度,并且金属M与N元素充分反应产生N空位增加电子隧穿效应,也能有效阻挡AlGaN层中的Al元素向外扩散,减小AlGaN中Al的缺失,保留2DEG的高电导率,降低了器件的接触电阻。有效降低了氮化物基HEMT器件的制造成本,避免了形成杂质而污染工艺线。In the radio frequency device provided by the present invention, source-drain electrodes composed of a contact layer, a cover layer, a barrier layer and a cap layer are sequentially stacked on the nitride channel layer, and an insertion layer and a nitride barrier layer are arranged between the source-drain electrodes. The contact layer is composed of low work function metal M sublayers and metal Al sublayers cyclically stacked, and the cap layer is selected from Cu, thereby forming a radio frequency device without gold ohmic contact. The Al sublayer is inserted between the metal M layers, so that the metal M There is sufficient contact between the layer and the metal Al, which reduces the temperature of the annealing alloy, and the metal M and N elements fully react to generate N vacancies to increase the electron tunneling effect. The absence of Al preserves the high conductivity of 2DEG and reduces the contact resistance of the device. The manufacturing cost of the nitride-based HEMT device is effectively reduced, and the formation of impurities to contaminate the process line is avoided.
本发明的源漏电极在制备的过程中,在接触层和覆盖层沉积之后,进行第一次低温退火处理,在阻挡层和帽层沉积之后,进行第二次退火处理,与总厚度相同的Ti/Al/Ni/Cu无金欧姆方案相比,本发明有效的降低了形成欧姆接触的退火温度,降低了工艺难度。In the process of preparing the source-drain electrode of the present invention, the first low-temperature annealing treatment is performed after the deposition of the contact layer and the cover layer, and the second annealing treatment is performed after the deposition of the barrier layer and the cap layer, which is the same as the total thickness. Compared with the Ti/Al/Ni/Cu gold-free ohmic scheme, the present invention effectively reduces the annealing temperature for forming the ohmic contact and reduces the difficulty of the process.
附图说明Description of drawings
图1是本发明一实施例多层Ti/Al交叠的HEMT无金欧姆接触电极结构为Ti/Al/Ti/Al…Ti/Al/Ni/Cu的金属结构示意图。FIG. 1 is a schematic diagram of a metal structure in which a multi-layer Ti/Al overlapped HEMT ohmic contact electrode structure is Ti/Al/Ti/Al...Ti/Al/Ni/Cu according to an embodiment of the present invention.
图2是本发明一实施例的射频器件的结构示意图。FIG. 2 is a schematic structural diagram of a radio frequency device according to an embodiment of the present invention.
图3是本发明一实施例中光刻版测试片TLM图形示意图。FIG. 3 is a schematic diagram of a TLM pattern of a lithography test piece in an embodiment of the present invention.
图4是本发明一实施例TLM测试的I-V特性曲线图。FIG. 4 is an I-V characteristic curve diagram of a TLM test according to an embodiment of the present invention.
图5是本发明一实施例TLM测试的R-L特性曲线图。FIG. 5 is an R-L characteristic curve diagram of a TLM test according to an embodiment of the present invention.
具体实施方式Detailed ways
接下来将结合本发明的附图对本发明实施例中的技术方案进行清楚、完整地描述,所描述的实施例仅仅是本发明一部分实施例,而不是全部的实施例。基于本发明中的实施例,本领域普通技术人员在没有做出创造性劳动的前提下所获得的其它实施例,均属于本发明保护的范围。下述实施例中所述实验方法,如无特殊说明,均为常规方法;所述试剂和材料,如无特殊说明,均可从公开商业途径获得。Next, the technical solutions in the embodiments of the present invention will be clearly and completely described with reference to the accompanying drawings of the present invention, and the described embodiments are only a part of the embodiments of the present invention, rather than all the embodiments. Based on the embodiments of the present invention, other embodiments obtained by those of ordinary skill in the art without creative work shall fall within the protection scope of the present invention. The experimental methods described in the following examples are conventional methods unless otherwise specified; the reagents and materials can be obtained from open commercial sources unless otherwise specified.
本说明书中使用例如“之下”、“下方”、“下”、“之上”、“上方”、“上”等空间相对性术语,以解释一个元件相对于第二元件的定位。除了与图中所示那些不同的取向以外,这些术语意在涵盖器件的不同取向。Spatially relative terms such as "below," "below," "under," "over," "over," "over," and the like are used in this specification to explain the positioning of one element relative to a second element. These terms are intended to encompass different orientations of the device other than those shown in the figures.
另外,使用诸如“第一”、“第二”等术语描述各个元件、层、区域、区段等,并非意在进行限制。使用的“具有”、“含有”、“包含”、“包括”等是开放式术语,表示存在所陈述的元件或特征,但不排除额外的元件或特征。除非上下文明确做出不同表述。Additionally, the use of terms such as "first", "second", and the like, to describe various elements, layers, regions, sections, etc., is not intended to be limiting. The use of "having," "containing," "including," "including," and the like are open-ended terms indicating the presence of stated elements or features, but not the exclusion of additional elements or features. unless the context clearly dictates otherwise.
如图1和图2所示,本发明一实施例提供一种基于两步退火的无金欧姆接触的射频器件,其包括衬底1,衬底可以选用Si衬底、SiC衬底或蓝宝石衬底,优选SiC衬底。衬底1上依次层叠有应力释放层2、缓冲层3和氮化物沟道层4,应力释放层2优选AlN层,厚度为10nm至20nm。缓冲层3选用GaN或AlGaN,厚度为1μm至2μm,该实施例中,优选GaN缓冲层。氮化物沟道层4选用GaN、AlGaN或InGaN,厚度为20~50nm,该实施例中,优选GaN沟道层。氮化物沟道层4上层叠有插入层5和氮化物势垒层6,插入层5与氮化物沟道层4接触。插入层选用AlN插入层,厚度为1nm至2nm。氮化物势垒层6选用AlGaN、InAlAs、InAlN、InAlGaN中的一种,厚度为6~10nm,优选地,氮化物势垒层6选用InxAlyGa1-x-yN,0≤x≤1,0≤y≤1,优选地,氮化物势垒层6选用AlGaN。As shown in FIG. 1 and FIG. 2, an embodiment of the present invention provides a two-step annealing-based radio frequency device without gold ohmic contact, which includes a substrate 1, and the substrate can be a Si substrate, a SiC substrate or a sapphire substrate Bottom, preferably a SiC substrate. A stress release layer 2, a
源极8和漏极7与插入层5同层布置于氮化物沟道层4的表面,源极8和漏极7由依次层叠的接触层、覆盖层、阻挡层和帽层组成,接触层与氮化物沟道层接触。接触层由低功函数金属M子层和金属Al子层循环层叠组成,其包含至少三层子层,其中第一子层和最末子层为金属M,低功函数金属M选用金属Ti、Ta、Mo和V中的至少一种,优选地,金属M选用Ti。金属M作为接触层金属与氮化物沟道层中的N反应生成MN,形成大量的N空位,有利于电子发生隧穿效应。例如,金属Al插入Ti层之间,能够增加Ti与Al之间的接触面积形成多层Ti/Al叠层,在后续退火的环境下,Ti接触层与氮化物中的氮反应,同时反应过程中元素发生扩散,特别是Al元素的过度扩散会使得器件性能恶化,多层Ti/Al叠层可以在保证Ti和N充分反应的条件下,抑制Al的扩散。同时,使用叠层会在Al总厚度不变的情况下,多层Ti/Al叠层会使得退火温度降低。例如,接触层为Ti/Al/Ti、Ti/Al/Ti/Al/Ti或Ti/Al/Ti/Al/Ti/Al/Ti。其中每层子层的厚度为5nm至15nm,接触层的总厚度为20nm至50nm,金属M子层的总厚度不少于20nm,金属M的厚度与金属Al的厚度与退火温度之间存在关联,当金属M的厚度较大时,需要形成欧姆接触的最佳退火温度在750℃至950℃之间,当Al层的厚度较大时,最佳的退火温度在550℃左右。The
覆盖层选用Al,厚度为30nm至50nm。接触层中子层为Al的厚度与覆盖层的厚度相加不大于150nm。接触层与覆盖层之间的厚度关系是氮化物基HEMT无金欧姆接触电极制备的关键。在保持Al层总厚度不变的情况下,Al插入至Ti层中,可以在保证Ti与氮化物中的N充分反应的条件下,抑制Al的扩散。并且在保证Al总厚度不变的情况下,Al插入Ti层中会使得退火温度降低,保障了器件的可靠性。覆盖层沉积之后,进行第一次低温退火处理,退火时间为30秒至60秒,退火温度为500℃至600℃,退火氛围为N2。The cover layer is selected from Al, and the thickness is 30nm to 50nm. The thickness of the neutron layer in the contact layer is that the thickness of Al and the thickness of the cover layer add up to not more than 150 nm. The thickness relationship between the contact layer and the capping layer is the key to the fabrication of Au-free ohmic contact electrodes for nitride-based HEMTs. Under the condition of keeping the total thickness of the Al layer unchanged, the insertion of Al into the Ti layer can suppress the diffusion of Al under the condition that the sufficient reaction between Ti and N in the nitride is ensured. And under the condition that the total thickness of Al remains unchanged, the insertion of Al into the Ti layer will reduce the annealing temperature and ensure the reliability of the device. After the capping layer is deposited, a first low-temperature annealing treatment is performed, the annealing time is 30 seconds to 60 seconds, the annealing temperature is 500° C. to 600° C., and the annealing atmosphere is N 2 .
阻挡层选用Ni、Pt、Cr、Ti或Mo,厚度为30nm至50nm。优选地,阻挡层选用Ni。帽层选用工艺兼容性好的Cu,其厚度为50nm至80nm。阻挡层的使用避免了Cu在后续高温退火过程中发生严重的扩散,避免了空位缺陷的产生,降低了接触电阻。The barrier layer is selected from Ni, Pt, Cr, Ti or Mo, and the thickness is 30nm to 50nm. Preferably, Ni is selected for the barrier layer. The cap layer is made of Cu with good process compatibility, and its thickness is 50nm to 80nm. The use of the barrier layer avoids the serious diffusion of Cu during the subsequent high temperature annealing process, avoids the generation of vacancy defects, and reduces the contact resistance.
帽层沉积之后,进行第二次热退火处理,退火温度为700℃至850℃,退火时间为60秒至10min,气氛为高纯氮气。After the cap layer is deposited, a second thermal annealing treatment is performed, the annealing temperature is 700° C. to 850° C., the annealing time is 60 seconds to 10 minutes, and the atmosphere is high-purity nitrogen.
钝化层10设置于源极8与漏极7之间的势垒层表面,钝化层选用Si3N4、Al2O3或者TiO2。栅极开口设置于钝化层10中,栅极开口中设置有栅极9。栅极优选T型栅。The
基于上述射频器件,本发明还公开了该射频器件的制备方法,包括如下步骤:Based on the above radio frequency device, the present invention also discloses a preparation method of the radio frequency device, comprising the following steps:
首先,选用SiC衬底,在衬底上依次外延生长AlN应力释放层、GaN缓冲层、GaN沟道层、AlN插入层和AlGaN势垒层,获得外延片。First, a SiC substrate is selected, and an AlN stress release layer, a GaN buffer layer, a GaN channel layer, an AlN insertion layer and an AlGaN barrier layer are sequentially epitaxially grown on the substrate to obtain an epitaxial wafer.
接着将外延片置于丙酮中超声5min,随后置于异丙醇中超声10min,接着用去离子水冲洗5次以上,氮气吹干;再利用浓硫酸、H2O2、浓盐酸等强酸性溶液对外延片表面进行无极清理去除表面的氧化物和杂质。Then, the epitaxial wafer was placed in acetone for 5 min, then placed in isopropanol for 10 min, then rinsed with deionized water for more than 5 times, and dried with nitrogen; The solution is used for electrodeless cleaning of the surface of the epitaxial wafer to remove oxides and impurities on the surface.
接着,对清洗好的外延片进行匀胶,在105℃下前烘90s,经曝光6s、显影60s后获得掩膜图案,台阶仪检测。该步骤中同时对清洗好的另一外延片进行匀胶,保持工艺参数不变,进行前烘、曝光、显影后获得TLM电极图案的测试片。Next, the cleaned epitaxial wafers were uniformly glued, pre-baked at 105°C for 90s, exposed for 6s and developed for 60s to obtain a mask pattern, which was detected by a step meter. In this step, the cleaned epitaxial wafer is uniformly glued at the same time, and the process parameters are kept unchanged, and a test piece with a TLM electrode pattern is obtained after pre-baking, exposure, and development.
第一次ICP刻蚀,刻出buffer台面。在真空度~10-2Torr,气体流量BCl3气体的流量为10.0sccm,Cl2气的流量为90.0sccm,刻蚀深度210nm~220nm,去胶,有机处理,镜检。The first ICP etching, the buffer mesa is carved. At vacuum degree ~ 10-2 Torr, the gas flow rate of BCl 3 gas is 10.0sccm, the flow rate of Cl 2 gas is 90.0sccm, the etching depth is 210nm ~ 220nm, degumming, organic treatment, microscopic inspection.
接着匀胶,在105℃下前烘90s,曝光6s,显影60s,随后继续选用ICP刻蚀工艺刻蚀器件区域,形成源漏欧姆接触电极区域。保持ICP刻蚀参数不变,ICP刻蚀至沟道层的表面,刻蚀深度为25~30nm。Then, the glue was uniformed, pre-baked at 105°C for 90s, exposed for 6s, developed for 60s, and then continued to use the ICP etching process to etch the device area to form the source-drain ohmic contact electrode area. Keeping the ICP etching parameters unchanged, the ICP is etched to the surface of the channel layer, and the etching depth is 25-30 nm.
接着,匀胶、在105℃下前烘90s、曝光6s、显影60s,镜检,台阶仪检测,重新定义源漏欧姆接触电极区域。Next, the glue is uniformized, pre-baked at 105°C for 90s, exposed for 6s, developed for 60s, microscopically inspected, and detected by a step meter to redefine the source-drain ohmic contact electrode area.
选用电子束蒸镀工艺依次蒸镀厚度为10nm/10nm/10nm的接触层金属Ti/Al/Ti和厚度为90nm的覆盖层金属Al。随后进行金属剥离。之后在N2气氛下低温退火合金化,退火温度为600℃,退火时间为30s。该步骤中,同时对测试片进行电子束蒸镀沉积接触金属层Ti/Al/Ti和覆盖层金属Al,随后保持退火参数不变,对该测试片进行退火。The electron beam evaporation process was used to sequentially evaporate the contact layer metal Ti/Al/Ti with the thickness of 10nm/10nm/10nm and the cover layer metal Al with the thickness of 90nm. Metal stripping is then performed. Afterwards, the alloy was annealed at low temperature under N2 atmosphere, the annealing temperature was 600 °C, and the annealing time was 30 s. In this step, electron beam evaporation is performed on the test piece to deposit the contact metal layer Ti/Al/Ti and the cover layer metal Al at the same time, and then the annealing parameters are kept unchanged, and the test piece is annealed.
接着,继续选用电子束蒸镀工艺,沉积阻挡层金属Ni和帽层金属Cu,金属Ni层的厚度为30nm,金属Cu层的厚度为50nm,随后进行金属剥离。之后在N2气氛下高温退火合金化,退火温度为700℃至850℃,退火时间为60s。该步骤中,同时对测试片进行电子束蒸镀沉积阻挡层金属Ni和帽层金属Cu,之后在相同的条件下退火,获得如图3所示的GaN基HEMT无金欧姆接触的TLM测试结构。Next, the electron beam evaporation process is continued to deposit the barrier layer metal Ni and the cap layer metal Cu, the thickness of the metal Ni layer is 30 nm, the thickness of the metal Cu layer is 50 nm, and then metal stripping is performed. Afterwards, high temperature annealing and alloying were carried out in N2 atmosphere, the annealing temperature was 700°C to 850°C, and the annealing time was 60s. In this step, electron beam evaporation was performed to deposit the barrier metal Ni and cap layer metal Cu on the test piece at the same time, and then annealed under the same conditions to obtain the TLM test structure of GaN-based HEMT without gold ohmic contact as shown in Figure 3 .
在源极和漏极之间的势垒层表面沉积Si3N4钝化层,刻蚀钝化层定义栅极区域。选用电子束蒸镀工艺,在栅极区域沉积栅极金属。随后在850℃下退火,退火时间为30s,形成T型栅。其结构图参考图2。A passivation layer of Si 3 N 4 is deposited on the surface of the barrier layer between the source electrode and the drain electrode, and the passivation layer is etched to define the gate region. Electron beam evaporation is used to deposit gate metal in the gate area. Then annealed at 850°C for 30s to form a T-shaped gate. Refer to Figure 2 for its structure diagram.
对该实施例获得的TLM测试结构进行I-V测试,如图3所示,其TLM电极间距L分别为5um,10um,15um,20um,25um,30um。在850℃下的I-V特性曲线,如图4所示,可以看出其得到了良好的欧姆接触特性。其R-L曲线如图5所示,通过计算得知,本实施例制备的欧姆接触电阻为0.129Ω·mm,表明获得了良好的欧姆接触性能。The I-V test is performed on the TLM test structure obtained in this example. As shown in FIG. 3 , the TLM electrode spacings L are 5um, 10um, 15um, 20um, 25um, and 30um, respectively. The I-V characteristic curve at 850°C is shown in Figure 4, and it can be seen that a good ohmic contact characteristic is obtained. Its R-L curve is shown in Fig. 5. It is known from calculation that the resistance of the ohmic contact prepared in this example is 0.129Ω·mm, indicating that good ohmic contact performance is obtained.
上述实施例为本发明较佳的实施方式,但本发明的实施方式并不受上述实施例的限制,其他的任何未背离本发明的精神实质与原理下所作的改变、修饰、替代、组合、简化,均应为等效的置换方式,都包含在本发明的保护范围之内。The above-mentioned embodiments are preferred embodiments of the present invention, but the embodiments of the present invention are not limited by the above-mentioned embodiments, and any other changes, modifications, substitutions, combinations, The simplification should be equivalent replacement manners, which are all included in the protection scope of the present invention.
Claims (10)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202210377092.XA CN114784104A (en) | 2022-04-12 | 2022-04-12 | Radio frequency device without gold ohmic contact based on two-step annealing and preparation method thereof |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202210377092.XA CN114784104A (en) | 2022-04-12 | 2022-04-12 | Radio frequency device without gold ohmic contact based on two-step annealing and preparation method thereof |
Publications (1)
Publication Number | Publication Date |
---|---|
CN114784104A true CN114784104A (en) | 2022-07-22 |
Family
ID=82428404
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202210377092.XA Pending CN114784104A (en) | 2022-04-12 | 2022-04-12 | Radio frequency device without gold ohmic contact based on two-step annealing and preparation method thereof |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN114784104A (en) |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070228418A1 (en) * | 2006-03-29 | 2007-10-04 | Thomas Herman | Aluminum alloys for low resistance, ohmic contacts to iii-nitride or compound semiconductor |
US20150162413A1 (en) * | 2013-12-09 | 2015-06-11 | Fujitsu Limited | Semiconductor device and method of manufacturing semiconductor device |
CN111128709A (en) * | 2020-01-15 | 2020-05-08 | 桂林理工大学 | Preparation method of gold-free ohmic contact electrode for GaN HEMT based on Cu |
WO2021027903A1 (en) * | 2019-08-13 | 2021-02-18 | 中山市华南理工大学现代产业技术研究院 | Gan-based hemt gold-free ohmic contact electrode and thermal nitridation forming method therefor |
WO2021093127A1 (en) * | 2019-11-12 | 2021-05-20 | 南方科技大学 | Algan/gan ohmic contact electrode and preparation method therefor, and method for reducing ohmic contact |
CN213304145U (en) * | 2019-08-13 | 2021-05-28 | 中山市华南理工大学现代产业技术研究院 | GaN-based HEMT gold-free ohmic contact electrode |
CN113314590A (en) * | 2021-05-19 | 2021-08-27 | 西安电子科技大学 | Nitride high electron mobility transistor and manufacturing method thereof |
CN113488532A (en) * | 2021-07-14 | 2021-10-08 | 南方科技大学 | Electrode of p-type gallium nitride-based device and preparation method and application thereof |
-
2022
- 2022-04-12 CN CN202210377092.XA patent/CN114784104A/en active Pending
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20070228418A1 (en) * | 2006-03-29 | 2007-10-04 | Thomas Herman | Aluminum alloys for low resistance, ohmic contacts to iii-nitride or compound semiconductor |
US20150162413A1 (en) * | 2013-12-09 | 2015-06-11 | Fujitsu Limited | Semiconductor device and method of manufacturing semiconductor device |
WO2021027903A1 (en) * | 2019-08-13 | 2021-02-18 | 中山市华南理工大学现代产业技术研究院 | Gan-based hemt gold-free ohmic contact electrode and thermal nitridation forming method therefor |
CN213304145U (en) * | 2019-08-13 | 2021-05-28 | 中山市华南理工大学现代产业技术研究院 | GaN-based HEMT gold-free ohmic contact electrode |
WO2021093127A1 (en) * | 2019-11-12 | 2021-05-20 | 南方科技大学 | Algan/gan ohmic contact electrode and preparation method therefor, and method for reducing ohmic contact |
CN111128709A (en) * | 2020-01-15 | 2020-05-08 | 桂林理工大学 | Preparation method of gold-free ohmic contact electrode for GaN HEMT based on Cu |
CN113314590A (en) * | 2021-05-19 | 2021-08-27 | 西安电子科技大学 | Nitride high electron mobility transistor and manufacturing method thereof |
CN113488532A (en) * | 2021-07-14 | 2021-10-08 | 南方科技大学 | Electrode of p-type gallium nitride-based device and preparation method and application thereof |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN110034186B (en) | Group III-nitride-enhanced HEMT based on composite barrier structure and its fabrication method | |
CN113594233A (en) | High-voltage enhanced HEMT (high Electron mobility transistor) integrated with Schottky diode and preparation method thereof | |
CN110690284A (en) | A kind of gallium nitride based field effect transistor and preparation method thereof | |
CN114784103A (en) | P-GaN gate enhanced MIS-HEMT device based on silicon passivation and preparation method thereof | |
CN103606516A (en) | Low-temperature gold-free ohmic contact manufacturing method of GaN-based high-electron-mobility transistor | |
CN220065702U (en) | An enhanced HEMT device | |
CN108376707A (en) | A kind of enhanced HEMT device of GaN base and preparation method thereof | |
CN106847895A (en) | GaN base HEMT and preparation method based on TiN/Cu/Ni gate electrodes | |
CN116169169A (en) | Enhanced GaN HEMTs with low gate leakage current and its preparation method | |
CN110676172B (en) | Method for realizing low on-resistance enhanced gallium nitride transistor | |
CN116387246A (en) | p-GaN enhanced MIS-HEMT device and preparation method thereof | |
CN111564490A (en) | P-GaN enhanced HEMT device and preparation method thereof | |
CN114121655B (en) | A self-terminating etching method and device based on an enhanced device | |
CN116093143A (en) | GaN Schottky diode integrating MISFET gate control function and field plate function and manufacturing method thereof | |
WO2020192303A1 (en) | Semiconductor device and manufacturing method | |
CN115000168A (en) | P-type nitride enhanced HEMT device and preparation method thereof | |
CN207925477U (en) | A AlGaN/GaN Heterojunction HEMT Device Compatible with Si-CMOS Process | |
CN113745333A (en) | Normally-off gallium oxide based MIS-HEMT device containing delta doped barrier layer and preparation method thereof | |
CN112018177B (en) | Full-vertical Si-based GaN UMOSFET power device and preparation method thereof | |
CN118263307A (en) | A p-GaN gate enhanced MIS-HEMT device and a method for preparing the same | |
CN117367611A (en) | T-shaped anode GaN Schottky temperature sensor and preparation method thereof | |
CN113725287B (en) | Low-temperature gold-free ohmic contact GaN-based HEMT device and preparation method thereof | |
CN113628963B (en) | III-nitride enhanced HEMT device and manufacturing method thereof | |
CN113628962B (en) | III-nitride enhanced HEMT device and manufacturing method thereof | |
CN112736137B (en) | Preparation method of p-type nitride gate of enhanced HEMT, enhanced nitride HEMT and preparation method thereof |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination |