CN114596780B - Display device and electronic apparatus - Google Patents
Display device and electronic apparatus Download PDFInfo
- Publication number
- CN114596780B CN114596780B CN202210234329.9A CN202210234329A CN114596780B CN 114596780 B CN114596780 B CN 114596780B CN 202210234329 A CN202210234329 A CN 202210234329A CN 114596780 B CN114596780 B CN 114596780B
- Authority
- CN
- China
- Prior art keywords
- target
- fan
- driving chip
- area
- signal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 230000008054 signal transmission Effects 0.000 claims abstract description 26
- 229910052751 metal Inorganic materials 0.000 claims description 31
- 239000002184 metal Substances 0.000 claims description 31
- 239000000758 substrate Substances 0.000 claims description 4
- 238000009413 insulation Methods 0.000 abstract description 3
- 239000010410 layer Substances 0.000 description 37
- 230000000694 effects Effects 0.000 description 6
- 238000000034 method Methods 0.000 description 4
- 239000010409 thin film Substances 0.000 description 3
- 238000010586 diagram Methods 0.000 description 2
- 239000000463 material Substances 0.000 description 2
- VYZAMTAEIAYCRO-UHFFFAOYSA-N Chromium Chemical compound [Cr] VYZAMTAEIAYCRO-UHFFFAOYSA-N 0.000 description 1
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 1
- ZOKXTWBITQBERF-UHFFFAOYSA-N Molybdenum Chemical compound [Mo] ZOKXTWBITQBERF-UHFFFAOYSA-N 0.000 description 1
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 1
- 229910045601 alloy Inorganic materials 0.000 description 1
- 239000000956 alloy Substances 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- XAGFODPZIPBFFR-UHFFFAOYSA-N aluminium Chemical compound [Al] XAGFODPZIPBFFR-UHFFFAOYSA-N 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 229910052804 chromium Inorganic materials 0.000 description 1
- 239000011651 chromium Substances 0.000 description 1
- 239000004020 conductor Substances 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 239000010949 copper Substances 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 239000010408 film Substances 0.000 description 1
- 230000003993 interaction Effects 0.000 description 1
- 239000011229 interlayer Substances 0.000 description 1
- 239000004973 liquid crystal related substance Substances 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 229910052750 molybdenum Inorganic materials 0.000 description 1
- 239000011733 molybdenum Substances 0.000 description 1
- 238000002161 passivation Methods 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- 229910052715 tantalum Inorganic materials 0.000 description 1
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
- 239000010936 titanium Substances 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09F—DISPLAYING; ADVERTISING; SIGNS; LABELS OR NAME-PLATES; SEALS
- G09F9/00—Indicating arrangements for variable information in which the information is built-up on a support by selection or combination of individual elements
- G09F9/30—Indicating arrangements for variable information in which the information is built-up on a support by selection or combination of individual elements in which the desired character or characters are formed by combining individual elements
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K9/00—Screening of apparatus or components against electric or magnetic fields
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Devices For Indicating Variable Information By Combining Individual Elements (AREA)
Abstract
The application provides a display device and electronic equipment, display device includes display panel, driver chip and shielding member, be provided with many fan-out lines in the binding area of display panel, driver chip includes first terminal area, second terminal area and signal transmission area, first terminal area is provided with input terminal, second terminal area is provided with output terminal, input terminal is connected with external signal source, output terminal is connected with many fan-out lines, there is at least one item mark fan-out line in many fan-out lines, the target fan-out line includes the target line segment, the orthographic projection of target line segment on driver chip is located the signal transmission area, the signal frequency of target fan-out line access is greater than the threshold value, shielding member sets up between target fan-out line and driver chip, and with the insulation of target fan-out line, the orthographic projection of shielding member on driver chip covers the orthographic projection of at least partial target line segment on driver chip, shielding member access invariable signal. The driving chip working stability is improved.
Description
Technical Field
The present disclosure relates to the field of display technologies, and in particular, to a display device and an electronic device.
Background
As shown in fig. 1, the current display device includes a display panel 10 and a driving chip 20, the display panel 10 includes a display area 100 and a bonding area 200, the driving chip 20 includes an input terminal 21 and an output terminal 22, the input terminal 21 is connected to an external driving signal, and the output terminal 22 is connected to a fan-out line 30 in the display panel within the bonding area 200 to input various control signals to the fan-out line 30. When some of the fanout lines 30 are disposed directly under the driving chip 20, if the signals in the fanout lines 30 are high-frequency signals, interference may be caused to other structures or signals inside the driving chip 20, which affects the operation stability of the driving chip 20.
Therefore, the existing display device has the technical problem that the high-frequency signal of the outgoing line affects the working stability of the driving chip, and needs to be improved.
Disclosure of Invention
The embodiment of the application provides a display device and electronic equipment, which are used for relieving the technical problem that the high-frequency signal of a fanout wire in the existing display device affects the working stability of a driving chip.
An embodiment of the present application provides a display device, including:
the display panel comprises a display area and a binding area, wherein a plurality of fanout wires are arranged in the binding area;
the driving chip comprises a first terminal area, a second terminal area and a signal transmission area, wherein the first terminal area is provided with an input terminal, the second terminal area is provided with an output terminal, the input terminal is connected with an external signal source, the output terminal is connected with a plurality of fan-out wires, at least one item of standard fan-out wire exists in the fan-out wires, the target fan-out wire comprises a target line segment, the orthographic projection of the target line segment on the driving chip is positioned in the signal transmission area, and the signal frequency of the target fan-out wire is greater than a threshold value;
the shielding component is arranged between the target fanout line and the driving chip, is insulated from the target fanout line, and covers the orthographic projection of at least part of the target line segment on the driving chip, and is connected with a constant signal.
In one embodiment, the shielding member is a block structure, and the orthographic projection of the shielding member on the driving chip covers the orthographic projection of all the target line segments on the driving chip.
In one embodiment, an orthographic projection of the shielding member on the driving chip covers the signal transmission region.
In one embodiment, the shielding member includes a plurality of independent first shielding members, each of the first shielding members has a linear structure, and orthographic projections of each of the first shielding members on the driving chip cover orthographic projections of corresponding target line segments on the driving chip respectively.
In one embodiment, the shielding member includes a plurality of independent second shielding members, each of the second shielding members has a block structure, the target line segment includes a plurality of sub-line segments, and the orthographic projection of each of the second shielding members on the driving chip covers the orthographic projection of the corresponding sub-line segment on the driving chip.
In one embodiment, the display panel includes a substrate, a first metal layer, a second metal layer, and an electrode layer that are stacked, the first metal layer including a scan line, the second metal layer including a data line, the target fanout line being disposed at least one of the first metal layer and the second metal layer, and the shielding member being disposed at least one of the second metal layer and the electrode layer.
In one embodiment, the shielding member is connected to the driving chip, and is connected to a constant signal provided by the driving chip.
In one embodiment, the shielding member is directly connected to the external signal source, and is connected to a constant signal provided by the external signal source.
In one embodiment, the constant signal comprises a ground signal or a common drive signal.
The application also provides electronic equipment, which comprises a display device and a shell, wherein the display device is any one of the display devices.
The beneficial effects are that: the application provides a display device and electronic equipment, display device includes display panel, driver chip and shielding component, display panel includes display area and binding area, be provided with many fan-out lines in the binding area, driver chip includes first terminal area, second terminal area and signal transmission area, first terminal area is provided with input terminal, the second terminal area is provided with output terminal, input terminal is connected with external signal source, output terminal is connected with many fan-out lines, there is at least one item mark fan-out line in many fan-out lines, the target fan-out line includes the target line segment, the orthographic projection of target line segment on driver chip is located the signal transmission area, the signal frequency of target fan-out line access is greater than the threshold value, shielding component sets up between target fan-out line and driver chip, and with the target fan-out line insulation, shielding component's orthographic projection on driver chip covers at least partial target line segment orthographic projection on driver chip, shielding component inserts invariable signal. According to the method, the shielding component is arranged between the target fanout line and the driving chip, the constant signal is connected into the shielding component, the influence of the high-frequency signal in the target fanout line on the inside of the driving chip can be reduced, and the working stability of the driving chip is improved.
Drawings
Technical solutions and other advantageous effects of the present application will be made apparent from the following detailed description of specific embodiments of the present application with reference to the accompanying drawings.
Fig. 1 is a schematic plan view of a display device according to the prior art.
Fig. 2 is a schematic plan view of a first plane structure of a display device according to an embodiment of the present application.
Fig. 3 is a schematic plan view of a second type of display device according to an embodiment of the present application.
Fig. 4 is a schematic plan view of a third plane structure of the display device according to the embodiment of the present application.
Fig. 5 is a schematic diagram of specific connection between a fanout line and a signal line in an embodiment of the present application.
Fig. 6 is a schematic diagram of a film structure of a display panel according to an embodiment of the disclosure.
Detailed Description
The technical solutions in the embodiments of the present application will be clearly and completely described below with reference to the drawings in the embodiments of the present application. It will be apparent that the described embodiments are only some, but not all, of the embodiments of the present application. All other embodiments, which can be made by those skilled in the art based on the embodiments herein without making any inventive effort, are intended to be within the scope of the present application.
In the description of the present application, it should be understood that the terms "center," "longitudinal," "transverse," "length," "width," "thickness," "upper," "lower," "front," "rear," "left," "right," "vertical," "horizontal," "top," "bottom," "inner," "outer," "clockwise," "counterclockwise," etc. indicate or are based on the orientation or positional relationship shown in the drawings, merely for convenience of description and to simplify the description, and do not indicate or imply that the devices or elements referred to must have a specific orientation, be configured and operated in a specific orientation, and thus should not be construed as limiting the present application. Furthermore, the terms "first," "second," and the like, are used for descriptive purposes only and are not to be construed as indicating or implying a relative importance or implicitly indicating the number of technical features indicated. Thus, a feature defining "a first" or "a second" may explicitly or implicitly include one or more of the described features. In the description of the present application, the meaning of "a plurality" is two or more, unless explicitly defined otherwise.
In the description of the present application, it should be noted that, unless explicitly specified and limited otherwise, the terms "mounted," "connected," and "connected" are to be construed broadly, and may be either fixedly connected, detachably connected, or integrally connected, for example; can be mechanically connected, electrically connected or can be communicated with each other; can be directly connected or indirectly connected through an intermediate medium, and can be communicated with the inside of two elements or the interaction relationship of the two elements. The specific meaning of the terms in this application will be understood by those of ordinary skill in the art as the case may be.
In this application, unless expressly stated or limited otherwise, a first feature "above" or "below" a second feature may include both the first and second features being in direct contact, and may also include the first and second features not being in direct contact but being in contact with each other by way of additional features therebetween. Moreover, a first feature being "above," "over" and "on" a second feature includes the first feature being directly above and obliquely above the second feature, or simply indicating that the first feature is higher in level than the second feature. The first feature being "under", "below" and "beneath" the second feature includes the first feature being directly under and obliquely below the second feature, or simply means that the first feature is less level than the second feature.
The following disclosure provides many different embodiments or examples for implementing different structures of the present application. In order to simplify the disclosure of the present application, the components and arrangements of specific examples are described below. Of course, they are merely examples and are not intended to limit the present application. Furthermore, the present application may repeat reference numerals and/or letters in the various examples, which are for the purpose of brevity and clarity, and which do not in themselves indicate the relationship between the various embodiments and/or arrangements discussed. In addition, the present application provides examples of various specific processes and materials, but one of ordinary skill in the art may recognize the application of other processes and/or the use of other materials.
The embodiment of the application provides a display device and electronic equipment, which are used for relieving the technical problem that the high-frequency signal of a fanout wire in the existing display device affects the working stability of a driving chip.
As shown in fig. 2, the display device includes a display panel 10, a driving chip 20 and a shielding member 40, the display panel includes a display area 100 and a binding area 200, a plurality of fan-out lines 30 are disposed in the binding area 200, the driving chip 20 includes a first terminal area 1, a second terminal area 2 and a signal transmission area 3, the first terminal area 1 is provided with an input terminal 21, the second terminal area 2 is provided with an output terminal 22, the input terminal 21 is connected with an external signal source, the output terminal 22 is connected with the plurality of fan-out lines 30, at least one target fan-out line is present in the plurality of fan-out lines 30, the target fan-out line includes a target line segment, the forward projection of the target line segment on the driving chip 20 is located in the signal transmission area 3, the signal frequency of the target fan-out line is greater than a threshold, the shielding member 40 is disposed between the target fan-out line segment and the driving chip 20 and is insulated from the target fan-out line, the forward projection of the shielding member 40 on the driving chip 20 covers the forward projection of at least part of the target line segment on the driving chip 20, and the shielding member 40 is connected with a constant signal.
The display panel 10 may be a liquid crystal display panel or an OLED display panel including a display area 100 and a non-display area, and for a narrow bezel display panel 10, may include only one non-display area, the non-display area being located at one side of the display area 100, and for a conventional display panel 10, the non-display area may be disposed around the display area 100 in a full circle, with the bonding area 200 being located within the non-display area, typically at a lower bezel area of the display panel 10.
A plurality of fan-out lines 30 are disposed in the bonding area 200, and the fan-out lines 30 are used to connect the driving chip 20 and each signal line in the display panel 10, so as to provide control signals to each signal line. As shown in fig. 5, the display area 100 is provided with signal lines 50 required for pixel driving circuits such as data lines and scan lines, and for the display panel 10 of the conventional architecture, the scan lines and the data lines are directly connected to the fan-out lines 30, and data signals and scan signals are supplied through the driving chip 20. For the display panel 10 driven by the GOA architecture, GOA circuits are disposed on the left frame and/or the right frame of the display panel 10, scanning signals are provided to the scanning lines by the GOA circuits, related signal lines 50, such as CLK, CLKB, vss, in the GOA circuits are further connected to the fan-out lines 30, corresponding control signals are provided by the driving chips 20, and the data lines are still directly connected to the fan-out lines 30, and data signals are provided by the driving chips 20. In addition, there may be other types of signal lines 50 that need to be connected to the fan-out lines 30 based on the driving and display requirements of the display panel 10, and the type of signal lines 50 is not limited in this application.
The driving chip 20 includes a first terminal area 1, a second terminal area 2, and a signal transmission area 3, the first terminal area 1 is provided with an input terminal 21, the second terminal area 2 is provided with an output terminal 22, the input terminal 21 is connected to an external signal source, and the output terminal 22 is connected to a plurality of fan-out lines 30. The number of the input terminals 21 in the first terminal area 1 is plural, and the input terminals 21 are arranged at intervals in the lateral direction in fig. 2, and the external signal source may be a flexible circuit board, which may be connected to the input terminals 21 through connection terminals. The number of the output terminals 22 in the second terminal area 2 is also plural, and each of the output terminals 22 is arranged at intervals in the lateral direction in fig. 2, and each of the fan-out lines 30 may be connected to the output terminal 22 through a connection terminal (not shown). The area between the first terminal area 1 and the second terminal area 2 in the driving chip 20 is a signal transmission area 3, and after the control signal of the external signal source enters the input terminal 21, the control signal is transmitted to the output terminal 22 through the signal transmission area 3, and further enters the display panel 10.
Each fan-out line 30 needs to be connected to the output terminal 22, and the arrangement position of each fan-out line 30 in the display panel may be different when connected.
As shown in fig. 5, the output terminal 22 has a first end close to the display area 100 and a second end far from the display area 100, and in one embodiment, the fan-out lines 30 may be all connected between the first end and the signal lines 50, where the front projection of the fan-out lines 30 on the driving chip 20 does not fall within the signal transmission area 3.
In one embodiment, a portion of the fanout lines 30 is connected between the second end and the signal line 50, such as the 1 st to 5 th fanout lines 30 from left to right in fig. 5, and another portion of the fanout lines 30 is connected between the first end and the signal line 50, such as the 6 th to 10 th fanout lines 30 from left to right in fig. 5, where a portion of the 1 st to 5 th fanout lines 30 need to be wound under the driving chip 20 to connect with the second end, then the front projection of the portion of the line segment on the driving chip 20 is located in the signal transmission area 3, and the front projection of the remaining portion of the 1 st to 5 th fanout lines 30 and the 6 th to 10 th fanout lines 30 on the driving chip 20 are not located in the signal transmission area 3. It should be noted that the number of the two types of fan-out lines 30 in the present embodiment is merely an example, and the number and positions of the fan-out lines 30 connected to the first end and the fan-out lines 30 connected to the second end may be set as required.
In one embodiment, all the fanout lines 30 are connected between the second end and the signal line 50, and at this time, a part of the line segments in all the fanout lines 30 need to be wound under the driving chip 20 to connect with the second end, so that the front projection of the part of the line segments on the driving chip 20 is located in the signal transmission area 3, and the front projection of the rest of the line segments on the driving chip 20 is still not located in the signal transmission area 3.
In the second and third embodiments, there are fan-out lines 30 connected to the second end, where the fan-out lines 30 further include at least one target fan-out line, and the frequency of the signal connected to the target fan-out line is greater than a threshold, that is, the signal connected to the target fan-out line is a high-frequency signal, and the high-frequency signal may be a data signal, a scan signal, a clock signal, etc., and then the corresponding fan-out lines 30 are also connected to the data line, the scan line, and the clock signal line, respectively, where the threshold may be determined according to the signal frequency and the degree of interference of the signal in the driving chip 20, and when a certain signal frequency makes the degree of interference of the signal in the driving chip 20 reach a certain standard, the signal frequency is taken as the threshold. As shown in fig. 5, only one of the 1 st to 5 th fan-out lines 30 from left to right may be connected to the high frequency signal, or two, three, four or five of the fan-out lines may be connected to the high frequency signal. Taking five fan-out lines 31, which are all connected to high-frequency signals as an example, the 6 th to 10 th fan-out lines 30 are non-target fan-out lines 32, and the target fan-out lines 31 include a target line segment 301, and the orthographic projection of the target line segment 301 on the driving chip 20 is located in the signal transmission area 3.
The shielding member 40 is disposed between the target fanout line and the driving chip 20, that is, on the surface or inside of the display panel 10, and the shielding member 40 is made of a conductive material and is insulated from the target fanout line 31, and both can be connected to different signals, respectively. The front projection of the shielding member 40 on the driving chip 20 covers the front projection of at least part of the target line segments on the driving chip 20, that is, the shielding member 40 may be set only corresponding to one of the target line segments, or may be set corresponding to the whole segment of the target line segment, and the specific coverage may be set according to the needs. The shielding member 40 is connected with a constant signal, which means a signal that does not change in value and direction for a long period of time, such as constant 0V, 3V, etc. When a high-frequency signal is connected to the target fanout line 31, the high-frequency signal propagates upward to interfere the inside of the driving chip 20, especially the structure or signal in the signal transmission area 3, and by providing the shielding member 40, since the orthographic projection of the shielding member 40 on the driving chip 20 covers the orthographic projection of at least part of the target line segment on the driving chip 20, that is, it is located on the interference propagation path of the high-frequency signal, and the signal connected to the shielding member 40 is a constant signal, the shielding effect can be brought to the high-frequency signal, the interference to the inside of the driving chip 20 is reduced, and thus the working stability of the driving chip 20 is improved.
There are various ways of disposing the shielding member 40.
In one embodiment, as shown in fig. 2, the shielding member 40 has a block structure, and the orthographic projection of the shielding member 40 on the driving chip 20 covers the orthographic projection of all the target line segments on the driving chip. At this time, the interference paths over the entire target line segment are all shielded by the shielding member 40, and a good shielding effect can be achieved.
In one embodiment, the orthographic projection of the shielding member 40 on the driving chip 20 covers the signal transmission region 3. The target line segment does not necessarily occupy the whole signal transmission area 3, but when the orthographic projection of the shielding member 40 covers the whole signal transmission area 3, the shielding area can be further increased, so that the interference of the high-frequency signal on the driving chip 20 along the non-vertical path is further reduced, and the effect of improving the working stability of the driving chip 20 is better.
In one embodiment, as shown in fig. 3, the shielding member 40 includes a plurality of independent first shielding members, each of which has a linear structure, and the front projection of each first shielding member on the driving chip 20 covers the front projection of the corresponding target line segment on the driving chip 20. For a certain target line segment, the first shielding members have a certain extending direction, are consistent with the extending direction of the target line segment and are positioned right above the target line segment, each first shielding member is of a linear structure, and the line width is not smaller than the width of the target line segment below the first shielding member, so that the orthographic projection of the first shielding member on the driving chip 20 covers the orthographic projection of the corresponding target line segment on the driving chip 20. That is, in the present embodiment, one first shielding member is provided above each target line segment, so that independent protection of each target line segment is achieved. In addition, the arrangement can also realize independent input of signals in each first shielding member, when one part of target line segments are in a working state and are accessed with high-frequency signals, the other part of target line segments are not in a working state at the moment and are not accessed with high-frequency signals, only one part of the first shielding members is enabled to be accessed with constant signals, and the other part of the first shielding members are not accessed with constant signals, so that fine shielding and constant signal access according to requirements are realized, and the cost is saved.
In one embodiment, as shown in fig. 4, the shielding member 40 includes a plurality of independent second shielding members, each of which is in a block structure, the target line segment includes a plurality of sub-line segments, and the front projection of each of the second shielding members on the driving chip 20 covers the front projection of the corresponding sub-line segment on the driving chip 20. Taking the example that the display device comprises five target line segments, the five target line segments comprise five target line segments, each target line segment comprises a plurality of sub-line segments, each second shielding component covers one sub-line segment in the five target line segments, and the second shielding components are mutually independent, namely a segmented structure is adopted. At this time, all the interference paths above each sub-line segment are shielded by the shielding member 40, and a certain shielding effect may be achieved.
It should be noted that, the foregoing embodiments only show a few arrangement modes of the shielding members 40, and those skilled in the art can correspondingly adjust the number, shape, arrangement positions, etc. of the shielding members 40 according to the shielding requirement and the specific routing mode of the target line segment, so as to obtain a better shielding effect.
In one embodiment, the display panel includes a substrate, a first metal layer, a second metal layer, and an electrode layer that are stacked, the first metal layer including a scan line, the second metal layer including a data line, a target fanout line disposed at least one of the first metal layer and the second metal layer, and a shielding member disposed at least one of the second metal layer and the electrode layer. As shown in fig. 6, taking a top gate structure as an example of a thin film transistor in a display panel, the display panel includes a substrate 101, an active layer 102, a gate insulating layer 103, a first metal layer, an interlayer insulating layer 105, a second metal layer, a passivation layer 107 and an electrode layer, where the first metal layer includes a gate electrode 104 and a scan line of each thin film transistor, the second metal layer includes a source electrode 61, a drain electrode 62, a data line, and various control signal lines in a pixel driving circuit and a GOA driving circuit of each thin film transistor, and the electrode layer may include only a pixel electrode 108 or may include both a pixel electrode 108 and a common electrode (not shown) according to the type of the display panel. The first metal layer and the second metal layer may be molybdenum, aluminum, copper, chromium, tungsten, titanium, tantalum, alloys containing the same, and the like, and the electrode layer is made of ITO.
The target fanout line 31 may be formed at least one of the first and second metal layers, and the shielding member 40 is disposed above the target fanout line 31 and insulated from the target fanout line 31. The shielding member 40 may be formed at least one of the second metal layer and the electrode layer when the target fanout line 31 is formed at the first metal layer, and the shielding member 40 may be formed at the electrode layer when the target fanout line 31 is formed at the second metal layer.
In one embodiment, the shielding member 40 is connected to the driver chip 20, accessing a constant signal provided by the driver chip 20. The shielding member 40 may be connected to the driving chip 20 through the input terminal 21, or may be connected to the driving chip 20 through the provision of other terminals, and at this time, a constant signal in the shielding member 40 is supplied from the driving chip 20.
In one embodiment, the shielding member 40 is directly connected to an external signal source, accessing a constant signal provided by the external signal source. At this time, the constant signal in the shielding member 40 is directly supplied from an external signal source, and no longer passes through the driving chip 20.
In one embodiment, the constant signal includes a ground signal (GND) or a common driving signal (COM), and may be other constant signals or a newly added constant signal in the display panel.
The application also provides electronic equipment, which comprises a display device and a shell, wherein the display device is the display device in any embodiment. The electronic device may be a device with a display function, such as a smart watch, a tablet computer, a notebook computer, a personal computer (PC, personal Computer), a mini-processing box, and the like, and a driving chip in the electronic device has higher working stability.
As can be seen from the above embodiments:
the application provides a display device and electronic equipment, display device includes display panel, driver chip and shielding component, display panel includes display area and binding area, be provided with many fan-out lines in the binding area, driver chip includes first terminal area, second terminal area and signal transmission area, first terminal area is provided with input terminal, the second terminal area is provided with output terminal, input terminal is connected with external signal source, output terminal is connected with many fan-out lines, there is at least one item mark fan-out line in many fan-out lines, the target fan-out line includes the target line segment, the orthographic projection of target line segment on driver chip is located the signal transmission area, the signal frequency of target fan-out line access is greater than the threshold value, shielding component sets up between target fan-out line and driver chip, and with the target fan-out line insulation, shielding component's orthographic projection on driver chip covers at least partial target line segment orthographic projection on driver chip, shielding component inserts invariable signal. According to the method, the shielding component is arranged between the target fanout line and the driving chip, the constant signal is connected into the shielding component, the influence of the high-frequency signal in the target fanout line on the inside of the driving chip can be reduced, and the working stability of the driving chip is improved.
In the foregoing embodiments, the descriptions of the embodiments are emphasized, and for parts of one embodiment that are not described in detail, reference may be made to related descriptions of other embodiments.
The display device and the electronic device provided by the embodiments of the present application are described in detail, and specific examples are applied to illustrate the principles and the embodiments of the present application, where the description of the above embodiments is only used to help understand the technical solution and the core idea of the present application; those of ordinary skill in the art will appreciate that: the technical scheme described in the foregoing embodiments can be modified or some technical features thereof can be replaced by equivalents; such modifications and substitutions do not depart from the spirit of the corresponding technical solutions from the scope of the technical solutions of the embodiments of the present application.
Claims (6)
1. A display device, comprising:
the display panel comprises a display area and a binding area, wherein a plurality of fanout wires are arranged in the binding area;
the driving chip comprises a first terminal area, a second terminal area and a signal transmission area, wherein the first terminal area is provided with an input terminal, the second terminal area is provided with an output terminal, the input terminal is connected with an external signal source, the output terminal is connected with a plurality of fan-out wires, at least one item of standard fan-out wire exists in the fan-out wires, the target fan-out wire comprises a target line segment, the orthographic projection of the target line segment on the driving chip is positioned in the signal transmission area, and the signal frequency of the target fan-out wire is greater than a threshold value;
the shielding component is arranged between the target fan-out line and the driving chip, is insulated from the target fan-out line, and covers the orthographic projection of at least part of the target line segment on the driving chip, and is connected with a constant signal;
the shielding members comprise a plurality of independent first shielding members, each first shielding member is of a linear structure, and orthographic projections of each first shielding member on the driving chip cover orthographic projections of corresponding target line segments on the driving chip respectively; or the shielding members comprise a plurality of independent second shielding members, each second shielding member is of a block structure, the target line segment comprises a plurality of sub-line segments, and the orthographic projection of each second shielding member on the driving chip covers the orthographic projection of the corresponding sub-line segment on the driving chip respectively.
2. The display device according to claim 1, wherein the display panel includes a substrate, a first metal layer, a second metal layer, and an electrode layer which are stacked, the first metal layer includes a scan line, the second metal layer includes a data line, the target fanout line is provided in at least one of the first metal layer and the second metal layer, and the shielding member is provided in at least one of the second metal layer and the electrode layer.
3. The display device of claim 1, wherein the shielding member is connected to the driving chip to access a constant signal provided by the driving chip.
4. The display device according to claim 1, wherein the shielding member is directly connected to the external signal source, and accesses a constant signal provided by the external signal source.
5. The display device according to claim 3 or 4, wherein the constant signal includes a ground signal or a common driving signal.
6. An electronic device comprising a display device and a housing, wherein the display device is the display device according to any one of claims 1 to 5.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202210234329.9A CN114596780B (en) | 2022-03-10 | 2022-03-10 | Display device and electronic apparatus |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202210234329.9A CN114596780B (en) | 2022-03-10 | 2022-03-10 | Display device and electronic apparatus |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN114596780A CN114596780A (en) | 2022-06-07 |
| CN114596780B true CN114596780B (en) | 2023-06-27 |
Family
ID=81817695
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202210234329.9A Active CN114596780B (en) | 2022-03-10 | 2022-03-10 | Display device and electronic apparatus |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN114596780B (en) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN115185396B (en) * | 2022-06-08 | 2025-12-05 | Tcl华星光电技术有限公司 | Display panel and display device |
| CN118426232A (en) * | 2024-04-25 | 2024-08-02 | 武汉京东方光电科技有限公司 | Display device and manufacturing method thereof |
Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2000223653A (en) * | 1999-02-02 | 2000-08-11 | Rohm Co Ltd | Semiconductor device having chip-on-chip structure and semiconductor chip used therefor |
| CN107664891A (en) * | 2017-10-26 | 2018-02-06 | 京东方科技集团股份有限公司 | A kind of array base palte, its preparation method, display panel and display device |
| CN108614649A (en) * | 2018-05-14 | 2018-10-02 | 昆山国显光电有限公司 | Touch base plate and touch-control display panel |
| JP6504302B1 (en) * | 2018-06-12 | 2019-04-24 | 東洋インキＳｃホールディングス株式会社 | Electromagnetic wave shield sheet, component mounting board, and electronic device |
| WO2019214353A1 (en) * | 2018-05-11 | 2019-11-14 | 京东方科技集团股份有限公司 | Flexible touch panel, fabrication method therefor and flexible touch display |
| CN112732114A (en) * | 2020-12-29 | 2021-04-30 | 天马微电子股份有限公司 | Touch panel, driving method of touch panel and display device |
| CN113325971A (en) * | 2021-06-15 | 2021-08-31 | 京东方科技集团股份有限公司 | Touch panel and display device |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9716134B2 (en) * | 2014-01-21 | 2017-07-25 | Apple Inc. | Organic light-emitting diode display with bottom shields |
| CN107919090B (en) * | 2017-11-30 | 2020-01-07 | 武汉天马微电子有限公司 | Display panel and display device |
| CN109148540B (en) * | 2018-08-30 | 2021-04-02 | 京东方科技集团股份有限公司 | OLED display panel and display device |
| CN111584587B (en) * | 2020-05-20 | 2023-09-01 | 京东方科技集团股份有限公司 | A display panel and its preparation method and splicing screen |
| CN112198983B (en) * | 2020-09-29 | 2024-03-19 | 京东方科技集团股份有限公司 | A display substrate and display device |
| CN112768495B (en) * | 2021-01-06 | 2024-03-05 | 京东方科技集团股份有限公司 | Display substrate, display device |
-
2022
- 2022-03-10 CN CN202210234329.9A patent/CN114596780B/en active Active
Patent Citations (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2000223653A (en) * | 1999-02-02 | 2000-08-11 | Rohm Co Ltd | Semiconductor device having chip-on-chip structure and semiconductor chip used therefor |
| CN107664891A (en) * | 2017-10-26 | 2018-02-06 | 京东方科技集团股份有限公司 | A kind of array base palte, its preparation method, display panel and display device |
| WO2019214353A1 (en) * | 2018-05-11 | 2019-11-14 | 京东方科技集团股份有限公司 | Flexible touch panel, fabrication method therefor and flexible touch display |
| CN108614649A (en) * | 2018-05-14 | 2018-10-02 | 昆山国显光电有限公司 | Touch base plate and touch-control display panel |
| JP6504302B1 (en) * | 2018-06-12 | 2019-04-24 | 東洋インキＳｃホールディングス株式会社 | Electromagnetic wave shield sheet, component mounting board, and electronic device |
| CN112732114A (en) * | 2020-12-29 | 2021-04-30 | 天马微电子股份有限公司 | Touch panel, driving method of touch panel and display device |
| CN113325971A (en) * | 2021-06-15 | 2021-08-31 | 京东方科技集团股份有限公司 | Touch panel and display device |
Also Published As
| Publication number | Publication date |
|---|---|
| CN114596780A (en) | 2022-06-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US10373586B2 (en) | Display device | |
| JP3696512B2 (en) | Display element driving device and display device using the same | |
| US6618111B1 (en) | Liquid crystal display device | |
| KR100738747B1 (en) | Mounting structure, electro-optical device, and electronic apparatus | |
| US8189132B2 (en) | Liquid crystal display and substrate thereof | |
| JP3979405B2 (en) | Electro-optical device, mounting structure, and electronic apparatus | |
| CN114596780B (en) | Display device and electronic apparatus | |
| KR100724226B1 (en) | Electro-optical device, substrate for electro-optical device, circuit board, mounting structure, and electronic apparatus | |
| US7567330B2 (en) | Electro-optical device and electronic apparatus | |
| US7864122B2 (en) | Electronic device | |
| JP2008166460A (en) | Display device | |
| US12400574B2 (en) | Display panel and display terminal | |
| US10817094B2 (en) | Touch display panel with reduced number of chips and electronic device including the same | |
| WO2024244965A1 (en) | Display substrate, display panel and display apparatus | |
| KR102703342B1 (en) | Antenna package and image display device including the same | |
| JP4093258B2 (en) | Electro-optical device and electronic apparatus | |
| JP4595470B2 (en) | Chip-on-film circuit board and image display device using the chip-on-film circuit board | |
| US20070081117A1 (en) | Display device and a circuit thereon | |
| US8520179B2 (en) | Wiring structure of liquid crystal display panel having gate, source and drain electrodes horizontally staggered | |
| JPH1074550A (en) | Equipment with connector and liquid crystal display | |
| CN201378237Y (en) | Picture element array substrate | |
| US12328943B2 (en) | Array substrate and display panel | |
| CN100568057C (en) | Flat Panel Display and Chip Bonding Pads | |
| JP4107348B2 (en) | Electro-optical device, mounting structure, and electronic apparatus | |
| KR19990074691A (en) | Chip Direct Mount Liquid Crystal Display |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |