CN113993281B - A PCB differential via design method and PCB design method - Google Patents
A PCB differential via design method and PCB design method Download PDFInfo
- Publication number
- CN113993281B CN113993281B CN202111123554.7A CN202111123554A CN113993281B CN 113993281 B CN113993281 B CN 113993281B CN 202111123554 A CN202111123554 A CN 202111123554A CN 113993281 B CN113993281 B CN 113993281B
- Authority
- CN
- China
- Prior art keywords
- holes
- pair
- differential
- center
- layer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000013461 design Methods 0.000 title claims abstract description 49
- 238000000034 method Methods 0.000 title claims abstract description 49
- 238000004458 analytical method Methods 0.000 claims description 2
- 238000004088 simulation Methods 0.000 claims description 2
- 208000015181 infectious disease Diseases 0.000 claims 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 abstract description 7
- 239000010931 gold Substances 0.000 abstract description 7
- 229910052737 gold Inorganic materials 0.000 abstract description 7
- 230000005540 biological transmission Effects 0.000 abstract description 4
- 238000004080 punching Methods 0.000 abstract description 3
- 238000004519 manufacturing process Methods 0.000 description 7
- 238000004891 communication Methods 0.000 description 2
- 238000011960 computer-aided design Methods 0.000 description 2
- 238000012938 design process Methods 0.000 description 2
- 238000011161 development Methods 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 230000000694 effects Effects 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 230000003071 parasitic effect Effects 0.000 description 2
- 238000012827 research and development Methods 0.000 description 2
- 238000003466 welding Methods 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 1
- 238000011109 contamination Methods 0.000 description 1
- 230000000593 degrading effect Effects 0.000 description 1
- 238000009826 distribution Methods 0.000 description 1
- 230000009977 dual effect Effects 0.000 description 1
- 230000005670 electromagnetic radiation Effects 0.000 description 1
- 238000009434 installation Methods 0.000 description 1
- 238000012423 maintenance Methods 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 238000004377 microelectronic Methods 0.000 description 1
- 238000005457 optimization Methods 0.000 description 1
- 238000007639 printing Methods 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
- 238000012795 verification Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
- H05K3/4038—Through-connections; Vertical interconnect access [VIA] connections
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09209—Shape and layout details of conductors
- H05K2201/095—Conductive through-holes or vias
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Structure Of Printed Boards (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
Abstract
本发明提供一种PCB差分过孔设计方法及PCB设计方法,包括:将同层差分过孔组合分为第一对孔和第二对孔,第一对孔和第二对孔均包括两个过孔,设定第一对孔和第二对孔的内部过孔间距;所述第一对孔的圆心连接线与差分信号引脚的轴线呈45°夹角;定位第一对孔的圆心连接线的垂直平分线,并根据设定的第一对孔与第二对孔的间距,在所述垂直平分线上创建第二对孔以使第二对孔的圆心连接线与所述垂直平分线重合。本发明改进了差分过孔的设计方法,通过对金手指处的差分过孔的打孔方式进行改变,从而优化高速信号之间的串扰,提高信号的完整性,改善高速信号的传输质量。
The present invention provides a PCB differential via design method and a PCB design method, comprising: dividing the same-layer differential via combination into a first pair of holes and a second pair of holes, each of the first pair of holes and the second pair of holes includes two Via hole, set the internal via hole spacing of the first pair of holes and the second pair of holes; the connecting line of the center of the first pair of holes and the axis of the differential signal pin form an angle of 45°; locate the center of the first pair of holes The vertical bisector of the connection line, and according to the set distance between the first pair of holes and the second pair of holes, create the second pair of holes on the vertical bisector so that the center connection line of the second pair of holes is perpendicular to the The bisectors coincide. The invention improves the design method of the differential vias, and by changing the punching mode of the differential vias at the gold fingers, the crosstalk between high-speed signals is optimized, the integrity of the signals is improved, and the transmission quality of the high-speed signals is improved.
Description
技术领域technical field
本发明属于布图设计技术领域,具体涉及一种PCB差分过孔设计方法及PCB设计方法。The invention belongs to the technical field of layout design, and in particular relates to a PCB differential via design method and a PCB design method.
背景技术Background technique
随着电子技术的发展以及信号速率的增大,人们对于信号的性能提出了更高的要求,进而在研发过程中,需要研发设计人员更加精细地考虑及处理PCB设计过程中的许多问题,以追求在性能最优化的基础上实现成本的最低化。With the development of electronic technology and the increase of signal rate, people have put forward higher requirements for the performance of the signal. In the process of research and development, R&D designers need to consider and deal with many problems in the PCB design process more carefully, so as to Pursue the minimization of cost on the basis of performance optimization.
在一个高速印刷电路板(PCB)中,通孔在降低信号完整性性能方面一直饱受诟病。然而,过孔的使用是不可避免的。在标准的PCB板上,元器件被放置在顶层,而差分对的走线在内层。内层的电磁辐射和对与对之间的串扰较低。必须使用过孔将PCB板平面上的组件与内层相连。在现有的PCB设计过程中,在金手指或有高速差分线的连接器等器件的差分过孔设计时,通常会采用平行的打孔方式。这样的过孔设计方式占用的空间比较大,而且水平方向上信号相互干扰,当信号速率变高时,高速信号的传输质量会下降。现有技术的差分孔横平竖直排布方式占用的空间比较大,在水平方向上,信号之间会有较大的串扰,不利于高速信号的传输。而且通常需要在内层挖Antipad,由于空间限制,差分信号的10度走线极容易距离Antipad的边缘很近,甚至无法参考完整的GND平面,出现跨分割问题。In a high-speed printed circuit board (PCB), vias have long been criticized for degrading signal integrity performance. However, the use of vias is unavoidable. On a standard PCB, components are placed on the top layer, while differential pairs are traced on the inner layers. Inner layers have lower electromagnetic radiation and pair-to-pair crosstalk. Vias must be used to connect components on the plane of the PCB to the inner layers. In the existing PCB design process, when designing differential vias for devices such as gold fingers or connectors with high-speed differential lines, parallel hole punching is usually used. Such a via design method takes up a relatively large space, and signals interfere with each other in the horizontal direction. When the signal rate becomes higher, the transmission quality of high-speed signals will decrease. The horizontal, horizontal and vertical arrangement of the differential holes in the prior art occupies a relatively large space, and in the horizontal direction, there will be a large crosstalk between signals, which is not conducive to the transmission of high-speed signals. And it is usually necessary to dig the antipad in the inner layer. Due to space constraints, the 10-degree trace of the differential signal is very easy to be very close to the edge of the antipad, and it is not even possible to refer to the complete GND plane, resulting in cross-segmentation problems.
发明内容Contents of the invention
针对现有技术的上述不足,本发明提供一种PCB差分过孔设计方法及PCB设计方法,以解决上述技术问题。In view of the above-mentioned shortcomings of the prior art, the present invention provides a PCB differential via design method and a PCB design method to solve the above-mentioned technical problems.
本发明提供一种PCB差分过孔设计方法,包括:The present invention provides a PCB differential via design method, comprising:
将同层差分过孔组合分为第一对孔和第二对孔,第一对孔和第二对孔均包括两个过孔,设定第一对孔和第二对孔的内部过孔间距;Divide the combination of differential vias on the same layer into the first pair of holes and the second pair of holes. Both the first pair of holes and the second pair of holes include two vias. Set the internal vias of the first pair of holes and the second pair of holes spacing;
所述第一对孔的圆心连接线与差分信号引脚的轴线呈45°夹角;The center connection line of the first pair of holes forms an included angle of 45° with the axis of the differential signal pin;
定位第一对孔的圆心连接线的垂直平分线,并根据设定的第一对孔与第二对孔的间距,在所述垂直平分线上创建第二对孔以使第二对孔的圆心连接线与所述垂直平分线重合。Locate the vertical bisector of the center connection line of the first pair of holes, and create the second pair of holes on the vertical bisector according to the set distance between the first pair of holes and the second pair of holes so that the second pair of holes The center connecting line coincides with the perpendicular bisector.
进一步的,所述方法还包括:Further, the method also includes:
根据设定的地线过孔与差分过孔的最小圆心距离,按照优先由两个差分过孔共享一个地线过孔的原则创建多个地线过孔。According to the set minimum center distance between the ground via and the differential via, multiple ground vias are created based on the principle that two differential vias share one ground via preferentially.
进一步的,所述方法还包括:Further, the method also includes:
如果存在两层差分过孔组合,则以一组差分信号引脚的最左侧引脚的中心点为原点建立坐标系;If there are two layers of differential via combinations, establish a coordinate system with the center point of the leftmost pin of a group of differential signal pins as the origin;
在所述坐标系上创建第一层差分信号过孔组合,其中第一层差分信号过孔组合的过孔坐标分别为 其中,a为对孔内的过孔间距,b为设定的常数,c为同层差分过孔组合的第一对孔圆心连接线与第二对孔的圆心的最小距离;Create the first layer of differential signal via combinations on the coordinate system, wherein the via coordinates of the first layer of differential signal via combinations are respectively Among them, a is the via hole spacing in the pair of holes, b is a set constant, and c is the minimum distance between the center connection line of the first pair of holes and the center of the second pair of holes in the combination of differential vias in the same layer;
在所述坐标系上创建第二层差分信号过孔组合,其中第二层差分信号过孔组合的过孔坐标分别为 其中a为对孔内的过孔间距,b为设定的常数,c为同层差分过孔组合的第一对孔圆心连接线与第二对孔的圆心的最小距离,d为地线过孔与差分过孔的最小圆心距离。Create a second-layer differential signal via combination on the coordinate system, wherein the via coordinates of the second-layer differential signal via combination are respectively Where a is the via hole spacing in the pair of holes, b is a set constant, c is the minimum distance between the center connection line of the first pair of holes and the center of the second pair of holes in the combination of differential vias on the same layer, and d is the ground wire pass The minimum distance between the center of a hole and a differential via.
进一步的,根据设定的走线与过孔的最小距离和设定的走线之间的最小间距生成各差分过孔与差分引脚的连接线。Further, the connection lines between the differential vias and the differential pins are generated according to the set minimum distance between the traces and the via holes and the set minimum spacing between the traces.
进一步的,设定对孔内的过孔间距a为30mils。Further, the via hole pitch a in the pair of holes is set to be 30 mils.
进一步的,设定同层差分过孔组合的第一对孔圆心连接线与第二对孔的圆心的最小距离c为 Further, set the minimum distance c between the center connection line of the first pair of holes and the center of the second pair of holes in the combination of differential vias on the same layer as
进一步的,所述第一层差分信号过孔组合为TX信号过孔组合,第二层差分信号过孔组合为RX信号过孔组合。Further, the first-layer differential signal via combination is a TX signal via combination, and the second-layer differential signal via combination is an RX signal via combination.
进一步的,对差分过孔组合进行仿真分析,获取信号传染,对差分过孔组合方案进行校验。Further, simulate and analyze the differential via combination to obtain signal contamination, and verify the differential via combination scheme.
本发明还提供一种PCB设计方法,采用上述PCB差分过孔设计方法设计PCB的差分过孔。The present invention also provides a PCB design method, which uses the above PCB differential via design method to design the differential vias of the PCB.
本发明的有益效果在于,本发明提供的PCB差分过孔设计方法及PCB设计方法,通过将同层差分过孔组合分为第一对孔和第二对孔,第一对孔和第二对孔均包括两个过孔,设定第一对孔和第二对孔的内部过孔间距;令第一对孔的圆心连接线与差分信号引脚的轴线呈45°夹角;定位第一对孔的圆心连接线的垂直平分线,并根据设定的第一对孔与第二对孔的间距,在所述垂直平分线上创建第二对孔以使第二对孔的圆心连接线与所述垂直平分线重合。本发明改进了差分过孔的设计方法,通过对金手指处的差分过孔的打孔方式进行改变,从而优化高速信号之间的串扰,提高信号的完整性,改善高速信号的传输质量。减小串扰的差分过孔的设计方法更加节省PCB设计的空间。而且,由于走线距离短,DP和DN不耦合长度短,布线空间充足,从而避免了出现跨分割问题。The beneficial effect of the present invention is that the PCB differential via design method and the PCB design method provided by the present invention divide the same-layer differential vias into the first pair of holes and the second pair of holes, and the first pair of holes and the second pair of holes Each hole includes two via holes, set the internal via hole spacing of the first pair of holes and the second pair of holes; make the center connection line of the first pair of holes and the axis of the differential signal pin form an angle of 45°; locate the first The vertical bisector of the center connection line of the pair of holes, and according to the set distance between the first pair of holes and the second pair of holes, create a second pair of holes on the vertical bisector so that the center connection line of the second pair of holes coincides with the perpendicular bisector. The invention improves the design method of the differential vias, and by changing the punching mode of the differential vias at the gold fingers, the crosstalk between high-speed signals is optimized, the integrity of the signals is improved, and the transmission quality of the high-speed signals is improved. The design method of differential vias to reduce crosstalk saves more space in PCB design. Moreover, due to the short routing distance, the uncoupling length of DP and DN is short, and the wiring space is sufficient, thereby avoiding the problem of cross-segmentation.
此外,本发明设计原理可靠,结构简单,具有非常广泛的应用前景。In addition, the design principle of the present invention is reliable, the structure is simple, and has very wide application prospects.
附图说明Description of drawings
为了更清楚地说明本发明实施例或现有技术中的技术方案,下面将对实施例或现有技术描述中所需要使用的附图作简单地介绍,显而易见地,对于本领域普通技术人员而言,在不付出创造性劳动的前提下,还可以根据这些附图获得其他的附图。In order to more clearly illustrate the technical solutions in the embodiments of the present invention or the prior art, the following will briefly introduce the drawings that need to be used in the description of the embodiments or the prior art. Obviously, for those of ordinary skill in the art, In other words, other drawings can also be obtained from these drawings on the premise of not paying creative work.
图1是本申请一个实施例的PCB差分过孔设计方法的示例性流程图。FIG. 1 is an exemplary flow chart of a method for designing differential via holes in a PCB according to an embodiment of the present application.
图2是本申请一个实施例的PCB差分过孔设计方法的示例性原理图。FIG. 2 is an exemplary schematic diagram of a PCB differential via design method according to an embodiment of the present application.
图3是本申请一个实施例的PCB差分过孔设计方法的示例性效果图。FIG. 3 is an exemplary effect diagram of a PCB differential via design method according to an embodiment of the present application.
其中,1、第一对孔;2、第二对孔;3、地线过孔;4、差分信号引脚;5、接地信号引脚。Wherein, 1. the first pair of holes; 2. the second pair of holes; 3. the ground via hole; 4. the differential signal pin; 5. the ground signal pin.
具体实施方式Detailed ways
为了使本技术领域的人员更好地理解本发明中的技术方案,下面将结合本发明实施例中的附图,对本发明实施例中的技术方案进行清楚、完整地描述,显然,所描述的实施例仅仅是本发明一部分实施例,而不是全部的实施例。基于本发明中的实施例,本领域普通技术人员在没有做出创造性劳动前提下所获得的所有其他实施例,都应当属于本发明保护的范围。In order to enable those skilled in the art to better understand the technical solutions in the present invention, the technical solutions in the embodiments of the present invention will be clearly and completely described below in conjunction with the drawings in the embodiments of the present invention. Obviously, the described The embodiments are only some of the embodiments of the present invention, not all of them. Based on the embodiments of the present invention, all other embodiments obtained by persons of ordinary skill in the art without making creative efforts shall fall within the protection scope of the present invention.
需要说明的是,在不冲突的情况下,本发明中的实施例及实施例中的特征可以相互组合。It should be noted that, in the case of no conflict, the embodiments of the present invention and the features in the embodiments can be combined with each other.
在本发明的描述中,需要理解的是,术语“第一”、“第二”等仅用于描述目的,而不能理解为指示或暗示相对重要性或者隐含指明所指示的技术特征的数量。由此,限定有“第一”、“第二”等的特征可以明示或者隐含地包括一个或者更多个该特征。在本发明的描述中,除非另有说明,“多个”的含义是两个或两个以上。In the description of the present invention, it should be understood that the terms "first", "second" and so on are only used for descriptive purposes, and cannot be interpreted as indicating or implying relative importance or implicitly specifying the quantity of indicated technical features . Thus, a feature defined as "first", "second", etc. may expressly or implicitly include one or more of that feature. In the description of the present invention, unless otherwise specified, "plurality" means two or more.
在本发明的描述中,需要说明的是,除非另有明确的规定和限定,术语“安装”、“相连”、“连接”应做广义理解,例如,可以是固定连接,也可以是可拆卸连接,或一体地连接;可以是机械连接,也可以是电连接;可以是直接相连,也可以通过中间媒介间接相连,可以是两个元件内部的连通。对于本领域的普通技术人员而言,可以通过具体情况理解上述术语在本发明中的具体含义。In the description of the present invention, it should be noted that unless otherwise specified and limited, the terms "installation", "connection" and "connection" should be understood in a broad sense, for example, it can be a fixed connection or a detachable connection. Connected, or integrally connected; it may be mechanically connected or electrically connected; it may be directly connected or indirectly connected through an intermediary, and it may be the internal communication of two components. Those of ordinary skill in the art can understand the specific meanings of the above terms in the present invention based on specific situations.
布图设计是根据微电子技术电路及其制造工艺的要求进行的掩模设计。布图设计一般包含布局(电路元件、器件的安置)和布线(电路元件、器件的互连)两个相互关连的设计步骤。布图设计的主要任务是按给定的制造工艺条件,完成电路元件、器件的布置和元件间必需的互连,保证:芯片有较高的布图密度;互连符合元件、器件的电学性能要求(如负载能力等);互连产生的寄生效应的影响(如连线寄生电容等)在设计要求允许范围以内并考虑设计制造周期、设计正确性验证和设计成本等。Layout design is a mask design based on the requirements of microelectronics technology circuits and their manufacturing processes. Layout design generally includes two interrelated design steps of layout (placement of circuit components and devices) and wiring (interconnection of circuit components and devices). The main task of layout design is to complete the arrangement of circuit components and devices and the necessary interconnection between components according to the given manufacturing process conditions, so as to ensure that: the chip has a high layout density; the interconnection conforms to the electrical performance of components and devices Requirements (such as load capacity, etc.); the influence of parasitic effects generated by interconnection (such as wiring parasitic capacitance, etc.) is within the allowable range of design requirements and considers design and manufacturing cycle, design correctness verification, and design costs.
PCB(Printed Circuit Board),中文名称为印制电路板,又称印刷线路板,是重要的电子部件,是电子元器件的支撑体,是电子元器件电气相互连接的载体。由于它是采用电子印刷术制作的,故被称为“印刷”电路板。PCB(printed circuit board)即印制线路板,简称印制板,是电子工业的重要部件之一。几乎每种电子设备,小到电子手表、计算器,大到计算机、通信电子设备、军用武器系统,只要有集成电路等电子元件,为了使各个元件之间的电气互连,都要使用印制板。印制线路板由绝缘底板、连接导线和装配焊接电子元件的焊盘组成,具有导电线路和绝缘底板的双重作用。它可以代替复杂的布线,实现电路中各元件之间的电气连接,不仅简化了电子产品的装配、焊接工作,减少传统方式下的接线工作量,大大减轻工人的劳动强度;而且缩小了整机体积,降低产品成本,提高电子设备的质量和可靠性。印制线路板具有良好的产品一致性,它可以采用标准化设计,有利于在生产过程中实现机械化和自动化。同时,整块经过装配调试的印制线路板可以作为一个独立的备件,便于整机产品的互换与维修。目前,印制线路板已经极其广泛地应用在电子产品的生产制造中。印制线路板最早使用的是纸基覆铜印制板。自半导体晶体管于20世纪50年代出现以来,对印制板的需求量急剧上升。特别是集成电路的迅速发展及广泛应用,使电子设备的体积越来越小,电路布线密度和难度越来越大,这就要求印制板要不断更新。目前印制板的品种已从单面板发展到双面板、多层板和挠性板;结构和质量也已发展到超高密度、微型化和高可靠性程度;新的设计方法、设计用品和制板材料、制板工艺不断涌现。近年来,各种计算机辅助设计(CAD)印制线路板的应用软件已经在行业内普及与推广,在专门化的印制板生产厂家中,机械化、自动化生产已经完全取代了手工操作。PCB (Printed Circuit Board), the Chinese name is printed circuit board, also known as printed circuit board, is an important electronic component, a support for electronic components, and a carrier for electrical interconnection of electronic components. Because it is made using electronic printing, it is called a "printed" circuit board. PCB (printed circuit board) is a printed circuit board, referred to as a printed board, and is one of the important components of the electronics industry. Almost every kind of electronic equipment, ranging from electronic watches and calculators to computers, communication electronic equipment, and military weapon systems, as long as there are electronic components such as integrated circuits, in order to make the electrical interconnection between various components, printed circuit boards must be used. plate. The printed circuit board is composed of an insulating base plate, connecting wires and pads for assembling and welding electronic components, and has the dual functions of a conductive line and an insulating base plate. It can replace complex wiring and realize the electrical connection between components in the circuit, which not only simplifies the assembly and welding of electronic products, reduces the workload of wiring in traditional methods, and greatly reduces the labor intensity of workers; it also reduces the size of the whole machine. Volume, reduce product cost, improve the quality and reliability of electronic equipment. The printed circuit board has good product consistency, and it can adopt a standardized design, which is conducive to the realization of mechanization and automation in the production process. At the same time, the entire printed circuit board that has been assembled and debugged can be used as an independent spare part, which is convenient for the exchange and maintenance of the whole machine. At present, printed circuit boards have been widely used in the production and manufacture of electronic products. The earliest printed circuit boards were paper-based copper-clad printed boards. Since the advent of semiconductor transistors in the 1950s, the demand for printed boards has risen dramatically. Especially with the rapid development and wide application of integrated circuits, the volume of electronic equipment is getting smaller and smaller, and the density and difficulty of circuit wiring are getting higher and higher, which requires continuous updating of printed boards. At present, the variety of printed boards has developed from single-sided boards to double-sided boards, multi-layer boards and flexible boards; the structure and quality have also developed to ultra-high density, miniaturization and high reliability; new design methods, design supplies and Board-making materials and board-making processes continue to emerge. In recent years, various computer-aided design (CAD) printed circuit board application software has been popularized and promoted in the industry. In specialized printed circuit board manufacturers, mechanized and automated production has completely replaced manual operations.
下面将参考附图并结合实施例来详细说明本发明。The present invention will be described in detail below with reference to the accompanying drawings and examples.
实施例1Example 1
请参考图1和图2,本实施例提供一种PCB差分过孔设计方法,包括以下步骤:Please refer to FIG. 1 and FIG. 2. This embodiment provides a PCB differential via design method, including the following steps:
S1、将同层差分过孔组合分为第一对孔1和第二对孔2,第一对孔1和第二对孔2均包括两个过孔,设定第一对孔1和第二对孔2的内部过孔间距;S1. Divide the combination of differential vias on the same layer into the first pair of holes 1 and the second pair of holes 2. Both the first pair of holes 1 and the second pair of holes 2 include two vias. Set the first pair of holes 1 and the second pair of holes. Internal via spacing of two pairs of holes 2;
S2、第一对孔1的圆心连接线与差分信号引脚4的轴线呈45°夹角;S2. The connecting line of the center of the first pair of holes 1 and the axis of the differential signal pin 4 form an angle of 45°;
S3、定位第一对孔1的圆心连接线的垂直平分线,并根据设定的第一对孔1与第二对孔2的间距,在所述垂直平分线上创建第二对孔2以使第二对孔2的圆心连接线与所述垂直平分线重合。S3, locate the perpendicular bisector of the connecting line of the center of the first pair of holes 1, and create the second pair of holes 2 on the perpendicular bisector according to the set distance between the first pair of holes 1 and the second pair of holes 2 to Make the connecting line of the centers of the second pair of holes 2 coincide with the perpendicular bisector.
实施例2Example 2
本实施例提供一种PCB差分过孔设计方法,请参考图3,包括:This embodiment provides a PCB differential via design method, please refer to Figure 3, including:
如果存在两层差分过孔组合,以金手指的差分过孔为例,则以一组差分信号引脚4的最左侧引脚的中心点为原点建立坐标系。If there is a combination of two layers of differential vias, taking the differential vias of the golden finger as an example, a coordinate system is established with the center point of the leftmost pin of a group of differential signal pins 4 as the origin.
在坐标系上创建第一层差分信号过孔组合(TX差分过孔),其中第一层差分信号过孔组合的过孔坐标分别为 其中,a为对孔内的过孔间距,b为设定的常数,c为同层差分过孔组合的第一对孔1圆心连接线与第二对孔2的圆心的最小距离;Create the first layer of differential signal via combinations (TX differential vias) on the coordinate system, where the via coordinates of the first layer of differential signal via combinations are respectively Among them, a is the via hole spacing in the pair of holes, b is a set constant, and c is the minimum distance between the center connection line of the first pair of holes 1 and the center of the second pair of holes 2 in the combination of differential vias in the same layer;
在坐标系上创建第二层差分信号过孔组合(RX差分过孔),其中第二层差分信号过孔组合的过孔坐标分别为 其中a为对孔内的过孔间距,b为设定的常数,c为同层差分过孔组合的第一对孔1圆心连接线与第二对孔2的圆心的最小距离,d为地线过孔3与差分过孔的最小圆心距离。Create a second-layer differential signal via combination (RX differential via) on the coordinate system, where the via coordinates of the second-layer differential signal via combination are respectively Where a is the via hole spacing in the pair of holes, b is a set constant, c is the minimum distance between the center connection line of the first pair of holes 1 and the center of the second pair of holes 2 in the same layer differential via combination, and d is the ground The minimum distance between the center of the line via 3 and the differential via.
其中,设定对孔内的过孔间距a为30mils;设定同层差分过孔组合的第一对孔1圆心连接线与第二对孔2的圆心的最小距离c为即第一对孔1圆心距第二对孔2的圆心的最小距离为40mils。Among them, the via spacing a in the pair of holes is set to 30 mils; the minimum distance c between the center connection line of the first pair of holes 1 and the center of the second pair of holes 2 in the combination of differential vias in the same layer is set as That is, the minimum distance between the center of the first pair of holes 1 and the center of the second pair of holes 2 is 40 mils.
根据设定的走线与过孔的最小距离和设定的走线之间的最小间距生成各差分过孔与差分引脚的连接线。The connection lines between each differential via hole and the differential pin are generated according to the set minimum distance between the trace and the via hole and the set minimum distance between the traces.
生成所有差分过孔以及差分过孔与差分引脚的连接线之后,根据设定的地线过孔3与差分过孔的最小圆心距离,按照优先由两个差分过孔共享一个地线过孔3的原则创建多个地线过孔3。在该原则下,能够尽量减少地线过孔3的数量和减小地线过孔3的分布区域,从而实现节省PCB板空间的效果。最后生成地线过孔3与接地信号引脚5的连接线。After generating all the differential vias and the connection lines between the differential vias and the differential pins, according to the set minimum center distance between the ground via 3 and the differential via, two differential vias share a ground via according to priority 3 The principle of creating multiple ground vias 3. Under this principle, the number of ground wire via holes 3 and the distribution area of the ground wire via holes 3 can be reduced as much as possible, thereby achieving the effect of saving PCB board space. Finally, a connection line between the ground via hole 3 and the ground signal pin 5 is generated.
如图3所示,下方的两对差分过孔A和B为TX信号,上方的两对差分过孔C、D为RX信号,其余过孔为伴随GND回流孔。差分过孔DP和DN之间的中心距为30mils,差分对过孔B在差分对过孔A的垂直平分线上,而且差分对过孔B到差分对过孔A的中心距离是40mils。类似地,差分对过孔D在差分对过孔C的垂直平分线上,而且差分对过孔D到差分对过孔C的中心距离是40mils。As shown in Figure 3, the lower two pairs of differential vias A and B are for TX signals, the upper two pairs of differential vias C and D are for RX signals, and the rest of the vias are GND return holes. The center distance between differential vias DP and DN is 30mils, differential pair via B is on the vertical bisector of differential pair via A, and the center distance from differential pair via B to differential pair via A is 40mils. Similarly, the differential pair via D is on the vertical bisector of the differential pair via C, and the center distance from the differential pair via D to the differential pair via C is 40mils.
对金手指处普通的差分过孔平行的设计方式和减小串扰的差分过孔设计方式进行仿真分析,查看其信号的串扰,普通的差分过孔平行的设计方式的信号串扰约为-46dB@16GHz,减小串扰的差分过孔设计方式的信号串扰约为-39dB@16GHz。从串扰方面来说,减小串扰的差分过孔的设计方法更优化。Carry out simulation analysis on the ordinary differential via parallel design method at the gold finger and the differential via design method to reduce crosstalk, and check the signal crosstalk. The signal crosstalk of the ordinary differential via parallel design method is about -46dB@ 16GHz, the signal crosstalk of the differential via design method to reduce crosstalk is about -39dB@16GHz. From the perspective of crosstalk, the design method of differential vias to reduce crosstalk is more optimal.
从PCB设计空间上来说,金手指处普通的差分过孔平行的设计方式所占用的空间,从金手指的Pin到最上方的via,占用空间为5.35mm,而本实施例的差分过孔设计方式所占用的空间,从金手指的Pin到最上方的via,占用空间为4.15mm。节约了PCB布局布线的空间。From the perspective of PCB design space, the space occupied by the common differential via parallel design at the gold finger is 5.35mm from the pin of the gold finger to the via at the top, while the differential via design of this embodiment The space occupied by the method is 4.15mm from the pin of the golden finger to the via at the top. The space for PCB layout and wiring is saved.
对于金手指处普通的差分过孔平行的设计方式,容易出现由于空间不足,而造成10度参考Antipad的跨分割问题;对于本实施例的设计方法,由于走线距离短,DP和DN不耦合长度短,布线空间充足,从而避免了出现跨分割现象。For the ordinary parallel design method of differential vias at the gold finger, it is easy to cause the 10-degree reference Antipad cross-segmentation problem due to insufficient space; for the design method of this embodiment, due to the short routing distance, DP and DN are not coupled The length is short and the wiring space is sufficient, thereby avoiding the phenomenon of cross-segmentation.
尽管通过参考附图并结合优选实施例的方式对本发明进行了详细描述,但本发明并不限于此。在不脱离本发明的精神和实质的前提下,本领域普通技术人员可以对本发明的实施例进行各种等效的修改或替换,而这些修改或替换都应在本发明的涵盖范围内/任何熟悉本技术领域的技术人员在本发明揭露的技术范围内,可轻易想到变化或替换,都应涵盖在本发明的保护范围之内。因此,本发明的保护范围应所述以权利要求的保护范围为准。Although the present invention has been described in detail in conjunction with preferred embodiments with reference to the accompanying drawings, the present invention is not limited thereto. Without departing from the spirit and essence of the present invention, those skilled in the art can make various equivalent modifications or replacements to the embodiments of the present invention, and these modifications or replacements should be within the scope of the present invention/any Those skilled in the art can easily think of changes or substitutions within the technical scope disclosed in the present invention, and all should be covered within the protection scope of the present invention. Therefore, the protection scope of the present invention should be based on the protection scope of the claims.
Claims (8)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202111123554.7A CN113993281B (en) | 2021-09-24 | 2021-09-24 | A PCB differential via design method and PCB design method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202111123554.7A CN113993281B (en) | 2021-09-24 | 2021-09-24 | A PCB differential via design method and PCB design method |
Publications (2)
Publication Number | Publication Date |
---|---|
CN113993281A CN113993281A (en) | 2022-01-28 |
CN113993281B true CN113993281B (en) | 2023-08-22 |
Family
ID=79736541
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202111123554.7A Active CN113993281B (en) | 2021-09-24 | 2021-09-24 | A PCB differential via design method and PCB design method |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN113993281B (en) |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1870852A (en) * | 2005-05-28 | 2006-11-29 | 鸿富锦精密工业(深圳)有限公司 | Printed circuit board with improved differential via |
CN107220442A (en) * | 2017-05-31 | 2017-09-29 | 郑州云海信息技术有限公司 | A kind of difference through hole for PCB is to detection instrument |
CN109815570A (en) * | 2019-01-15 | 2019-05-28 | 郑州云海信息技术有限公司 | A method to check for the presence of traces between differential signal vias |
CN111970835A (en) * | 2020-09-17 | 2020-11-20 | 苏州浪潮智能科技有限公司 | Differential via hole and method, system, equipment and medium for manufacturing differential via hole |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9971864B2 (en) * | 2016-07-22 | 2018-05-15 | Hewlett Packard Enterprise Development Lp | Symmetry verifications for differential signal vias of an electronic circuit design |
-
2021
- 2021-09-24 CN CN202111123554.7A patent/CN113993281B/en active Active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1870852A (en) * | 2005-05-28 | 2006-11-29 | 鸿富锦精密工业(深圳)有限公司 | Printed circuit board with improved differential via |
CN107220442A (en) * | 2017-05-31 | 2017-09-29 | 郑州云海信息技术有限公司 | A kind of difference through hole for PCB is to detection instrument |
CN109815570A (en) * | 2019-01-15 | 2019-05-28 | 郑州云海信息技术有限公司 | A method to check for the presence of traces between differential signal vias |
CN111970835A (en) * | 2020-09-17 | 2020-11-20 | 苏州浪潮智能科技有限公司 | Differential via hole and method, system, equipment and medium for manufacturing differential via hole |
Also Published As
Publication number | Publication date |
---|---|
CN113993281A (en) | 2022-01-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN111278227B (en) | Layout and wiring method for PCB Layout of SMT32 system mainboard | |
CN105101685B (en) | The preparation method and multi-layer PCB of a kind of multi-layer PCB | |
CN101790277B (en) | Method for manufacturing PCB (printed circuit board), PCB and device | |
US7601919B2 (en) | Printed circuit boards for high-speed communication | |
US20110085313A1 (en) | Motherboard Assembly for Interconnecting and Distributing Signals and Power | |
CN113225898B (en) | Printed circuit board and wiring layout method thereof | |
US20050251777A1 (en) | Method and structure for implementing enhanced electronic packaging and PCB layout with diagonal vias | |
CN115551198A (en) | Mainboard and related assembly | |
CN113993281B (en) | A PCB differential via design method and PCB design method | |
US7161812B1 (en) | System for arraying surface mount grid array contact pads to optimize trace escape routing for a printed circuit board | |
US7402757B1 (en) | Method, system, and apparatus for reducing transition capacitance | |
CN113068306A (en) | PCB and PCB mounting method | |
TWI831317B (en) | Ball grid array and configuration method of the same | |
WO2023109048A1 (en) | Pcb and manufacturing method therefor | |
CN214177635U (en) | Printed circuit board | |
WO2023019824A1 (en) | Substrate and packaging structure thereof | |
CN217546423U (en) | a circuit board | |
CN219678793U (en) | Printed circuit board and wiring structure thereof | |
CN111338439B (en) | Card slot, motherboard and motherboard design method suitable for dual in-line storage modules | |
CN213305847U (en) | PCB structure for optimizing via hole crosstalk in BGA | |
US20030102159A1 (en) | Optimum power and ground bump pad and bump patterns for flip chip packaging | |
CN213847133U (en) | Reduce multilayer circuit board structure of thickness | |
CN221509860U (en) | Circuit board structure for optimizing FCLBGA packaging decoupling capacitor position | |
CN214338207U (en) | Improved circuit board structure | |
CN114430611A (en) | PCB (printed circuit board) and server for isolating crystal oscillator module |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant |