[go: up one dir, main page]

CN113990940B - Silicon carbide epitaxial structure and manufacturing method thereof - Google Patents

Silicon carbide epitaxial structure and manufacturing method thereof Download PDF

Info

Publication number
CN113990940B
CN113990940B CN202111004799.8A CN202111004799A CN113990940B CN 113990940 B CN113990940 B CN 113990940B CN 202111004799 A CN202111004799 A CN 202111004799A CN 113990940 B CN113990940 B CN 113990940B
Authority
CN
China
Prior art keywords
layer
sic
sublayer
epitaxial structure
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202111004799.8A
Other languages
Chinese (zh)
Other versions
CN113990940A (en
Inventor
王群
葛永晖
王江波
董彬忠
李鹏
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
HC Semitek Zhejiang Co Ltd
Original Assignee
HC Semitek Zhejiang Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by HC Semitek Zhejiang Co Ltd filed Critical HC Semitek Zhejiang Co Ltd
Priority to CN202111004799.8A priority Critical patent/CN113990940B/en
Publication of CN113990940A publication Critical patent/CN113990940A/en
Application granted granted Critical
Publication of CN113990940B publication Critical patent/CN113990940B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/80Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
    • H10D62/82Heterojunctions
    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B25/00Single-crystal growth by chemical reaction of reactive gases, e.g. chemical vapour-deposition growth
    • C30B25/02Epitaxial-layer growth
    • C30B25/18Epitaxial-layer growth characterised by the substrate
    • C30B25/183Epitaxial-layer growth characterised by the substrate being provided with a buffer layer, e.g. a lattice matching layer
    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B28/00Production of homogeneous polycrystalline material with defined structure
    • C30B28/12Production of homogeneous polycrystalline material with defined structure directly from the gas state
    • C30B28/14Production of homogeneous polycrystalline material with defined structure directly from the gas state by chemical reaction of reactive gases
    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B29/00Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape
    • C30B29/10Inorganic compounds or compositions
    • C30B29/36Carbides
    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B29/00Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape
    • C30B29/10Inorganic compounds or compositions
    • C30B29/40AIIIBV compounds wherein A is B, Al, Ga, In or Tl and B is N, P, As, Sb or Bi
    • C30B29/403AIII-nitrides
    • CCHEMISTRY; METALLURGY
    • C30CRYSTAL GROWTH
    • C30BSINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
    • C30B29/00Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape
    • C30B29/10Inorganic compounds or compositions
    • C30B29/40AIIIBV compounds wherein A is B, Al, Ga, In or Tl and B is N, P, As, Sb or Bi
    • C30B29/403AIII-nitrides
    • C30B29/406Gallium nitride
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02367Substrates
    • H01L21/0237Materials
    • H01L21/02387Group 13/15 materials
    • H01L21/02389Nitrides
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02436Intermediate layers between substrates and deposited layers
    • H01L21/02439Materials
    • H01L21/02441Group 14 semiconducting materials
    • H01L21/02447Silicon carbide
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02436Intermediate layers between substrates and deposited layers
    • H01L21/02494Structure
    • H01L21/02513Microstructure
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02518Deposited layers
    • H01L21/02521Materials
    • H01L21/02524Group 14 semiconducting materials
    • H01L21/02529Silicon carbide
    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02PCLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
    • Y02P70/00Climate change mitigation technologies in the production process for final industrial or consumer products
    • Y02P70/50Manufacturing or production processes characterised by the final manufactured product

Landscapes

  • Chemical & Material Sciences (AREA)
  • Engineering & Computer Science (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Materials Engineering (AREA)
  • Organic Chemistry (AREA)
  • Metallurgy (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Inorganic Chemistry (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • General Chemical & Material Sciences (AREA)

Abstract

The present disclosure provides a silicon carbide epitaxial structure and a method for manufacturing the same, which belong to the technical field of semiconductors. The silicon carbide epitaxial structure comprises a substrate and an interface treatment layer, a nucleation layer and a SiC thick layer which are sequentially laminated on the substrate, wherein the substrate comprises a plurality of GaN layers and AlN layers which alternately grow in a period, the interface treatment layer comprises a first sub-layer and a second sub-layer which are sequentially laminated, the first sub-layer is an undoped SiC layer, the second sub-layer is an Si-doped SiC layer, the nucleation layer is an SiC layer with a plurality of triangular cone-shaped bulges on the surface, and the thickness of the SiC thick layer is 80-100 microns. The silicon carbide epitaxial structure can be used for growing a thicker SiC layer and ensuring the quality of the grown SiC epitaxial structure.

Description

碳化硅外延结构及其制造方法Silicon carbide epitaxial structure and manufacturing method thereof

技术领域technical field

本公开涉及半导体技术领域,特别涉及一种碳化硅外延结构及其制造方法。The present disclosure relates to the technical field of semiconductors, in particular to a silicon carbide epitaxial structure and a manufacturing method thereof.

背景技术Background technique

碳化硅(SiC)由于具有高热导率,高击穿电压,高饱和载流子浓度,而受到越来越多的关注,被广泛用于各种功率转换器件中。Silicon carbide (SiC) has attracted more and more attention due to its high thermal conductivity, high breakdown voltage, and high saturation carrier concentration, and is widely used in various power conversion devices.

相关技术中,通常是采用硅片作为基底,在硅片上外延生长SiC层。但是,硅片和SiC材料的晶格常数及热膨胀系数存在差异,易使得SiC膜内出现拉应力,衬底出现压应力。随着膜厚增加应力积聚也会快速增加,而由于SiC外延生长时的生长温度较高,高温生长会进一步加剧应力积聚,严重时还会出现裂片等问题。因此,在硅片上很难生长几十甚至上百微米的较厚的SiC。In the related art, a silicon wafer is usually used as a substrate, and a SiC layer is epitaxially grown on the silicon wafer. However, there are differences in lattice constants and thermal expansion coefficients between silicon wafers and SiC materials, which can easily cause tensile stress in the SiC film and compressive stress in the substrate. As the film thickness increases, the stress accumulation will also increase rapidly, and due to the high growth temperature during SiC epitaxial growth, high temperature growth will further aggravate the stress accumulation, and in severe cases, cracks and other problems will occur. Therefore, it is difficult to grow thicker SiC of tens or even hundreds of microns on silicon wafers.

发明内容Contents of the invention

本公开实施例提供了一种碳化硅外延结构及其制造方法,可以生长较厚的SiC层,并保证生长出的SiC外延结构的质量。所述技术方案如下:Embodiments of the present disclosure provide a silicon carbide epitaxial structure and a manufacturing method thereof, which can grow a thicker SiC layer and ensure the quality of the grown SiC epitaxial structure. Described technical scheme is as follows:

一方面,提供了一种碳化硅外延结构,所述碳化硅外延结构包括基底以及依次层叠在所述基底上的界面处理层、成核层和SiC厚层,所述基底包括多个周期交替生长的GaN层和AlN层,所述界面处理层包括依次层叠的第一子层和第二子层,所述第一子层为未掺杂的SiC层,所述第二子层为掺Si的SiC层,所述成核层为表面具有多个三角锥状凸起的SiC层,所述SiC厚层的厚度为80-100um。In one aspect, a silicon carbide epitaxial structure is provided, the silicon carbide epitaxial structure includes a substrate and an interface treatment layer, a nucleation layer, and a thick SiC layer stacked on the substrate in sequence, and the substrate includes a plurality of periodic alternate growth GaN layer and AlN layer, the interface treatment layer includes a first sublayer and a second sublayer stacked in sequence, the first sublayer is an undoped SiC layer, and the second sublayer is a Si-doped SiC layer, the nucleation layer is a SiC layer with multiple triangular pyramid-shaped protrusions on the surface, and the thickness of the SiC thick layer is 80-100um.

可选地,所述界面处理层的厚度为20~50nm。Optionally, the interface treatment layer has a thickness of 20-50 nm.

可选地,所述界面处理层中第一子层和第二子层的厚度比为1:1~1:5。Optionally, the thickness ratio of the first sublayer and the second sublayer in the interface treatment layer is 1:1˜1:5.

可选地,所述界面处理层中第二子层中Si的掺杂浓度为1017~1018cm-3Optionally, the doping concentration of Si in the second sublayer in the interface treatment layer is 10 17 -10 18 cm -3 .

可选地,所述成核层表面的所述多个三角锥状凸起之间的间距为2~50um。Optionally, the distance between the plurality of triangular pyramid-shaped protrusions on the surface of the nucleation layer is 2-50 um.

可选地,所述基底包括依次交替生长的n+1个GaN层和n个AlN层,20≤n≤50。Optionally, the substrate includes n+1 GaN layers and n AlN layers alternately grown in sequence, 20≤n≤50.

可选地,所述基底中GaN层和AlN层的厚度比为1:1~1:5。Optionally, the thickness ratio of the GaN layer and the AlN layer in the substrate is 1:1˜1:5.

可选地,所述碳化硅外延片还包括位于所述成核层和SiC厚层之间的过渡层,所述过渡层为经过高温处理的SiC层,所述过渡层的厚度为20~80um。Optionally, the silicon carbide epitaxial wafer further includes a transition layer between the nucleation layer and the SiC thick layer, the transition layer is a SiC layer treated at high temperature, and the thickness of the transition layer is 20-80um .

另一方面,提供了一种碳化硅外延结构的制造方法,所述制造方法包括:In another aspect, a method for manufacturing a silicon carbide epitaxial structure is provided, the method comprising:

提供一基底,所述基底包括多个周期交替生长的GaN层和AlN层;A substrate is provided, and the substrate includes a plurality of alternately grown GaN layers and AlN layers;

在所述基底上生长界面处理层,所述界面处理层包括依次层叠的第一子层和第二子层,所述第一子层为未掺杂的SiC层,所述第二子层为掺Si的SiC层;An interface treatment layer is grown on the substrate, the interface treatment layer includes a first sublayer and a second sublayer stacked in sequence, the first sublayer is an undoped SiC layer, and the second sublayer is SiC layer doped with Si;

在所述界面处理层上依次生长成核层和SiC厚层,所述成核层为表面具有多个三角锥状凸起的SiC层,所述SiC厚层的厚度为80~100um。A nucleation layer and a SiC thick layer are sequentially grown on the interface treatment layer, the nucleation layer is a SiC layer with a plurality of triangular pyramid-shaped protrusions on the surface, and the thickness of the SiC thick layer is 80-100 um.

可选地,所述提供一基底,包括:Optionally, the providing a substrate includes:

在硅片上依次生长缓冲层、N型氮化镓层和超晶格层,所述超晶格层包括多个周期交替生长的GaN层和AlN层;sequentially growing a buffer layer, an N-type gallium nitride layer and a superlattice layer on the silicon wafer, the superlattice layer comprising a plurality of alternately grown GaN layers and AlN layers;

采用电化学方法腐蚀掉N型氮化镓层,去除生长有所述缓冲层的所述硅片,得到所述超晶格层;Etching away the N-type gallium nitride layer by electrochemical means, removing the silicon wafer on which the buffer layer is grown, and obtaining the superlattice layer;

将所述超晶格层作为所述基底。The superlattice layer is used as the substrate.

可选地,所述在所述基底上生长界面处理层,包括:Optionally, the growing the interface treatment layer on the substrate includes:

控制反应室温度为800~1000℃,在氢气气氛下生长所述第一子层;controlling the temperature of the reaction chamber to be 800-1000° C., and growing the first sublayer under a hydrogen atmosphere;

向反应室内停止通入氢气,并通入SiHCl3或SiH4,控制反应室温度升高至1000~1500℃,通入时间为50~200s,在所述第一子层上生长所述第二子层。Stop feeding hydrogen into the reaction chamber, and feed SiHCl 3 or SiH 4 , control the temperature of the reaction chamber to rise to 1000-1500°C, and the feeding time is 50-200s, and grow the second sub-layer on the first sub-layer sublayer.

本公开实施例提供的技术方案带来的有益效果是:The beneficial effects brought by the technical solutions provided by the embodiments of the present disclosure are:

通过提供一种碳化硅外延结构,该碳化硅外延结构的基底包括多个周期交替生长的GaN层和AlN层,GaN与SiC晶格常数接近,可以保证在其上生长的SiC外延层的晶体质量。而AlN的热导能力较好,可以起到良好的散热效果,有利于协调GaN与SiC之间的热膨胀系数的差异。因此,多个周期交替生长的GaN层和AlN层,可以同时兼顾晶格常数和热膨胀系数的差异,为后续SiC外延层生长提供了一晶格常数及热膨胀系数相当的基底。同时还可以保证在后续高温生长SiC外延层时,基底不会产生裂片等缺陷。在生长SiC厚层前还分别生长有界面处理层和成核层。其中,界面处理层包括依次层叠的第一子层和第二子层,第一子层为未掺杂的SiC层,可以起到晶格过渡的作用。第二子层为掺Si的SiC层,掺Si可以进一步提高SiC的晶体质量。而成核层为表面具有多个三角锥状凸起的SiC层,多个三角锥状凸起将SiC厚层的生长分成多个小区域,凸起间填平后再横向生长,有利于湮灭位错,减少应力。因此,在上述各层的基础上,最终可以生长出厚度为80~100um的较厚的SiC厚层,且不会出现裂片等问题,保证了生长出的SiC外延结构的质量。By providing a silicon carbide epitaxial structure, the substrate of the silicon carbide epitaxial structure includes a plurality of alternately grown GaN layers and AlN layers, GaN and SiC lattice constants are close, and the crystal quality of the SiC epitaxial layer grown thereon can be guaranteed . However, AlN has better thermal conductivity, which can have a good heat dissipation effect, and is conducive to coordinating the difference in thermal expansion coefficient between GaN and SiC. Therefore, the GaN layer and AlN layer grown alternately in multiple periods can take into account the difference in lattice constant and thermal expansion coefficient at the same time, and provide a substrate with equivalent lattice constant and thermal expansion coefficient for the subsequent SiC epitaxial layer growth. At the same time, it can also ensure that the substrate will not produce defects such as cracks when the SiC epitaxial layer is grown at a subsequent high temperature. Before growing the thick SiC layer, an interface treatment layer and a nucleation layer are grown separately. Wherein, the interface treatment layer includes a first sublayer and a second sublayer stacked in sequence, and the first sublayer is an undoped SiC layer, which can play a role of lattice transition. The second sublayer is a SiC layer doped with Si, and doping with Si can further improve the crystal quality of SiC. The nucleation layer is a SiC layer with multiple triangular pyramid-shaped protrusions on the surface. Multiple triangular pyramid-shaped protrusions divide the growth of the SiC thick layer into multiple small areas. dislocations, reducing stress. Therefore, on the basis of the above layers, a relatively thick SiC layer with a thickness of 80-100 um can be grown finally, and problems such as cracks will not occur, ensuring the quality of the grown SiC epitaxial structure.

附图说明Description of drawings

为了更清楚地说明本公开实施例中的技术方案,下面将对实施例描述中所需要使用的附图作简单地介绍,显而易见地,下面描述中的附图仅仅是本公开的一些实施例,对于本领域普通技术人员来讲,在不付出创造性劳动的前提下,还可以根据这些附图获得其他的附图。In order to more clearly illustrate the technical solutions in the embodiments of the present disclosure, the drawings that need to be used in the description of the embodiments will be briefly introduced below. Obviously, the drawings in the following description are only some embodiments of the present disclosure. For those skilled in the art, other drawings can also be obtained based on these drawings without creative effort.

图1是本公开实施例提供的一种碳化硅外延结构的结构示意图;FIG. 1 is a schematic structural diagram of a silicon carbide epitaxial structure provided by an embodiment of the present disclosure;

图2是本公开实施例提供的一种碳化硅外延结构的制造方法流程图;2 is a flowchart of a method for manufacturing a silicon carbide epitaxial structure provided by an embodiment of the present disclosure;

图3是本公开实施例提供的另一种碳化硅外延结构的制造方法流程图。FIG. 3 is a flow chart of another method for manufacturing a silicon carbide epitaxial structure provided by an embodiment of the present disclosure.

具体实施方式Detailed ways

为使本公开的目的、技术方案和优点更加清楚,下面将结合附图对本公开实施方式作进一步地详细描述。In order to make the purpose, technical solution and advantages of the present disclosure clearer, the implementation manners of the present disclosure will be further described in detail below in conjunction with the accompanying drawings.

图1是本公开实施例提供的一种碳化硅外延结构的结构示意图,如图1所示,该碳化硅外延结构包括基底10以及依次层叠在基底10上的界面处理层20、成核层30和SiC厚层50。FIG. 1 is a schematic structural diagram of a silicon carbide epitaxial structure provided by an embodiment of the present disclosure. As shown in FIG. 1 , the silicon carbide epitaxial structure includes a substrate 10 and an interface treatment layer 20 and a nucleation layer 30 stacked on the substrate 10 in sequence. and SiC thick layer 50.

基底10包括多个周期交替生长的GaN层11和AlN层12。界面处理层20包括依次层叠的第一子层21和第二子层22,第一子层21为未掺杂的SiC层,第二子层22为掺Si的SiC层。成核层30为表面具有多个三角锥状凸起的SiC层,SiC厚层50的厚度为80-100um。The substrate 10 includes a plurality of periodically alternately grown GaN layers 11 and AlN layers 12 . The interface treatment layer 20 includes a first sublayer 21 and a second sublayer 22 stacked in sequence, the first sublayer 21 is an undoped SiC layer, and the second sublayer 22 is a Si-doped SiC layer. The nucleation layer 30 is a SiC layer with multiple triangular pyramid-shaped protrusions on the surface, and the SiC thick layer 50 has a thickness of 80-100 um.

本公开实施例提供的碳化硅外延结构,其基底包括多个周期交替生长的GaN层和AlN层,GaN与SiC晶格常数接近,可以保证在其上生长的SiC外延层的晶体质量。而AlN的热导能力较好,可以起到良好的散热效果,有利于协调GaN与SiC之间的热膨胀系数的差异。因此,多个周期交替生长的GaN层和AlN层,可以同时兼顾晶格常数和热膨胀系数的差异,为后续SiC外延层生长提供了一晶格常数及热膨胀系数相当的基底。同时还可以保证在后续高温生长SiC外延层时,基底不会产生裂片等缺陷。在生长SiC厚层前还分别生长有界面处理层和成核层。其中,界面处理层包括依次层叠的第一子层和第二子层,第一子层为未掺杂的SiC层,可以起到晶格过渡的作用。第二子层为掺Si的SiC层,掺Si可以进一步提高SiC的晶体质量。而成核层为表面具有多个三角锥状凸起的SiC层,多个三角锥状凸起将SiC厚层的生长分成多个小区域,凸起间填平后再横向生长,有利于湮灭位错,减少应力。因此,在上述各层的基础上,最终可以生长出厚度为80-100um的较厚的SiC厚层,且不会出现裂片等问题,保证了生长出的SiC外延结构的质量。The silicon carbide epitaxial structure provided by the embodiments of the present disclosure has a substrate comprising a plurality of alternately grown GaN layers and AlN layers, and the GaN and SiC lattice constants are close to each other, which can ensure the crystal quality of the SiC epitaxial layer grown thereon. However, AlN has better thermal conductivity, which can have a good heat dissipation effect, and is conducive to coordinating the difference in thermal expansion coefficient between GaN and SiC. Therefore, the GaN layer and AlN layer grown alternately in multiple periods can take into account the difference in lattice constant and thermal expansion coefficient at the same time, and provide a substrate with equivalent lattice constant and thermal expansion coefficient for the subsequent SiC epitaxial layer growth. At the same time, it can also ensure that the substrate will not produce defects such as cracks when the SiC epitaxial layer is grown at a subsequent high temperature. Before growing the thick SiC layer, an interface treatment layer and a nucleation layer are grown separately. Wherein, the interface treatment layer includes a first sublayer and a second sublayer stacked in sequence, and the first sublayer is an undoped SiC layer, which can play a role of lattice transition. The second sublayer is a SiC layer doped with Si, and doping with Si can further improve the crystal quality of SiC. The nucleation layer is a SiC layer with multiple triangular pyramid-shaped protrusions on the surface. Multiple triangular pyramid-shaped protrusions divide the growth of the SiC thick layer into multiple small areas. dislocations, reducing stress. Therefore, on the basis of the above layers, a relatively thick SiC layer with a thickness of 80-100um can be grown eventually, and problems such as cracks will not occur, ensuring the quality of the grown SiC epitaxial structure.

且对于10Kv高压以上的SiC器件需要厚度为60um以上的SiC厚层,而本公开实施例提供的外延结构,可以用于生长厚度为80-100um的SiC厚层,从而可以满足10Kv高压以上的SiC器件需求,为低成本大规模制备SiC高压器件提供晶圆。And for SiC devices with a high voltage above 10Kv, a SiC thick layer with a thickness of more than 60um is required, and the epitaxial structure provided by the embodiment of the present disclosure can be used to grow a SiC thick layer with a thickness of 80-100um, so as to meet the requirements of SiC with a high voltage above 10Kv. Device requirements, providing wafers for low-cost mass production of SiC high-voltage devices.

可选地,基底10包括依次交替生长的n+1个GaN层11和n个AlN层12,20≤n≤50。Optionally, the substrate 10 includes n+1 GaN layers 11 and n AlN layers 12 alternately grown in sequence, 20≤n≤50.

也就是说,基底10中与界面处理层20接触的层为GaN层11,可以防止其与SiC外延结构之间因为晶格常数及热膨胀系数差异过大而产生异常,从而可以保证在其上外延生长的SiC外延结构的生长质量。That is to say, the layer in contact with the interface treatment layer 20 in the substrate 10 is the GaN layer 11, which can prevent the abnormality between it and the SiC epitaxial structure due to the large difference in lattice constant and thermal expansion coefficient, so that the epitaxial layer 11 can be guaranteed. Growth quality of the grown SiC epitaxial structures.

若基底10中的周期数目过多,会导致基底10的厚度较厚,AlN和GaN的晶格与热膨胀差异会不断累积,导致缺陷和应力增加;若基底10中的周期数目过少,一方面在高温时容易断裂,另一方面基底晶体质量差,也难以继续生长高质量厚层SiC。If the number of periods in the substrate 10 is too large, the thickness of the substrate 10 will be thicker, and the lattice and thermal expansion differences of AlN and GaN will continue to accumulate, resulting in increased defects and stress; if the number of periods in the substrate 10 is too small, on the one hand, It is easy to break at high temperature, and on the other hand, the quality of the substrate crystal is poor, and it is difficult to continue to grow high-quality thick-layer SiC.

可选地,基底10中GaN层11和AlN层12的厚度比为1:1~1:5。Optionally, the thickness ratio of the GaN layer 11 and the AlN layer 12 in the substrate 10 is 1:1˜1:5.

由于热膨胀系数的差异会导致SiC外延层在生长时出现凸和凹的变化,而GaN与AlN热膨胀系数不同,将各层厚度设置在上述范围内可以中和热膨胀差异导致的翘曲变化,有利于实现较好的平面生长。Since the difference in thermal expansion coefficient will cause the SiC epitaxial layer to appear convex and concave changes during growth, and the thermal expansion coefficient of GaN and AlN is different, setting the thickness of each layer within the above range can neutralize the warpage change caused by the difference in thermal expansion, which is beneficial achieve better planar growth.

其中,AlN层12的厚度大于GaN层11的厚度,若AlN层12的厚度较薄,则难以有效平衡温差导致的翘曲变化,生长过程中膜内容易积累应力,因此,将AlN层12的厚度设置的较厚。Wherein, the thickness of the AlN layer 12 is greater than the thickness of the GaN layer 11. If the thickness of the AlN layer 12 is thinner, it is difficult to effectively balance the warpage caused by the temperature difference, and the stress is easy to accumulate in the film during the growth process. Therefore, the AlN layer 12 Thickness is set thicker.

可选地,基底10的厚度为50~500nm。Optionally, the thickness of the substrate 10 is 50-500 nm.

若基底10的厚度过薄,高温生长时容易断裂;若基底10的厚度过厚,AlN和GaN晶格及应力的差异会不断累积,影响到后续SiC外延层的生长质量。If the thickness of the substrate 10 is too thin, it is easy to break during high-temperature growth; if the thickness of the substrate 10 is too thick, the differences in lattice and stress between AlN and GaN will continue to accumulate, affecting the growth quality of the subsequent SiC epitaxial layer.

可选地,基底10还包括位于最后一层GaN层11表面的保护层13,保护层13为掺Si的GaN层。Optionally, the substrate 10 further includes a protective layer 13 located on the surface of the last GaN layer 11 , and the protective layer 13 is a Si-doped GaN layer.

由于保护层13中掺有Si,可以在最后一层GaN层11的表面形成Si悬挂键,有利于后续与SiC外延结构进行键合。同时,保护层13中掺有Si,还可以起到防氧化的作用,防止GaN层110表面被氧化,最终影响在其上生长的SiC外延结构的晶体质量。Since Si is doped in the protective layer 13 , Si dangling bonds can be formed on the surface of the last GaN layer 11 , which is beneficial for subsequent bonding with the SiC epitaxial structure. At the same time, the doping of Si in the protection layer 13 can also play an anti-oxidation role, preventing the surface of the GaN layer 110 from being oxidized, and finally affecting the crystal quality of the SiC epitaxial structure grown thereon.

可选地,保护层13的厚度为5~10nm。Optionally, the protective layer 13 has a thickness of 5-10 nm.

若保护层13的厚度过薄,容易被吸附的C/H/O/Si等杂质元素影响,在高温外延时,热分解也易伤到保护层;若保护层13的厚度过厚,由于热膨胀系数的差异,在后续高温外延SiC时,易引入膜内应力,导致SiC厚膜异常。If the thickness of the protective layer 13 is too thin, it is easy to be affected by impurity elements such as adsorbed C/H/O/Si, and thermal decomposition is also easy to damage the protective layer during high-temperature epitaxy; if the thickness of the protective layer 13 is too thick, due to The difference in thermal expansion coefficient is easy to introduce internal stress in the film during the subsequent high-temperature epitaxy of SiC, resulting in abnormal SiC thick film.

可选地,界面处理层20的厚度为20~50nm。Optionally, the thickness of the interface treatment layer 20 is 20-50 nm.

若界面处理层20的厚度过厚,会导致底层晶体质量偏差,后续外延晶体质量难以提升;若界面处理层20的厚度过薄,则无法有效完成晶格过渡,后续外延生长SiC厚层时,晶体质量也难以提升。If the thickness of the interface treatment layer 20 is too thick, it will lead to the deviation of the crystal quality of the bottom layer, and it is difficult to improve the quality of the subsequent epitaxial crystal; if the thickness of the interface treatment layer 20 is too thin, the lattice transition cannot be effectively completed. Crystal quality is also difficult to improve.

可选地,界面处理层20中第一子层21和第二子层22的厚度比为1:1~1:5。Optionally, the thickness ratio of the first sublayer 21 and the second sublayer 22 in the interface treatment layer 20 is 1:1˜1:5.

可选地,界面处理层20中第二子层22中Si的掺杂浓度为1017~1018cm-3Optionally, the doping concentration of Si in the second sub-layer 22 in the interface treatment layer 20 is 10 17 -10 18 cm −3 .

若第二子层22中Si的掺杂浓度过大,则Si会作为杂质存在,影响晶体质量;若第二子层22中Si的掺杂浓度过小,则难以起到改善点缺陷,提高晶体质量的作用。If the doping concentration of Si in the second sublayer 22 is too large, then Si will exist as an impurity and affect the crystal quality; if the doping concentration of Si in the second sublayer 22 is too small, it will be difficult to improve point defects and improve Effect of crystal quality.

可选地,成核层30表面的多个三角锥状凸起之间的间距为2~50um。Optionally, the distance between the plurality of triangular pyramid-shaped protrusions on the surface of the nucleation layer 30 is 2-50 um.

若多个三角锥状凸起之间的间距过小,则后续容易快速填平,难以达到降低位错和应力的目的;若多个三角锥状凸起之间的间距过大,微区域间的差异会变得明显,影响片内的一致性和均匀性。If the distance between multiple triangular pyramid-shaped protrusions is too small, it will be easy to quickly fill up later, and it is difficult to achieve the purpose of reducing dislocations and stress; if the distance between multiple triangular pyramid-shaped protrusions is too large, the Differences can become apparent, affecting intra-chip consistency and uniformity.

示例性地,每个三角锥状凸起的底部的直径为2~10um。Exemplarily, the diameter of the bottom of each triangular pyramid-shaped protrusion is 2˜10 μm.

可选地,碳化硅外延结构还包括位于成核层30和SiC厚层50之间的过渡层40,过渡层40为经过高温处理的SiC层,过渡层40的厚度为20~80um。Optionally, the silicon carbide epitaxial structure further includes a transition layer 40 located between the nucleation layer 30 and the thick SiC layer 50 , the transition layer 40 is a SiC layer treated at high temperature, and the thickness of the transition layer 40 is 20-80 um.

高温处理可以使Si和C在热动能帮助下进行原子重排,获得高质量的SiC层,从而可以起到较好的过渡效果,为后续SiC厚层生长提供一个良好的生长基础。High-temperature treatment can make Si and C carry out atomic rearrangement with the help of thermal kinetic energy to obtain a high-quality SiC layer, which can have a better transition effect and provide a good growth basis for the subsequent SiC thick layer growth.

本公开实施例还提供了一种碳化硅外延结构的制造方法,用于制造如图1所述的碳化硅外延结构。An embodiment of the present disclosure also provides a method for manufacturing a silicon carbide epitaxial structure, which is used for manufacturing the silicon carbide epitaxial structure as shown in FIG. 1 .

图2是本公开实施例提供的一种碳化硅外延结构的制造方法流程图,如图2所示,该制造方法包括:Fig. 2 is a flow chart of a method for manufacturing a silicon carbide epitaxial structure provided by an embodiment of the present disclosure. As shown in Fig. 2 , the method includes:

步骤201、提供一基底。Step 201, providing a substrate.

其中,基底包括多个周期交替生长的GaN层和AlN层。Wherein, the substrate includes a plurality of alternately grown GaN layers and AlN layers.

步骤202、在基底上生长界面处理层。Step 202 , growing an interface treatment layer on the substrate.

其中,界面处理层包括依次层叠的第一子层和第二子层,第一子层为未掺杂的SiC层,第二子层为掺Si的SiC层。Wherein, the interface treatment layer includes a first sublayer and a second sublayer stacked in sequence, the first sublayer is an undoped SiC layer, and the second sublayer is a Si-doped SiC layer.

步骤203、在界面处理层上依次生长成核层和SiC厚层。Step 203 , growing a nucleation layer and a SiC thick layer sequentially on the interface treatment layer.

其中,成核层为表面具有多个三角锥状凸起的SiC层,SiC厚层的厚度为80-100um。Wherein, the nucleation layer is a SiC layer with multiple triangular pyramid-shaped protrusions on the surface, and the thickness of the SiC thick layer is 80-100um.

本公开实施例生长的碳化硅外延结构,其基底包括多个周期交替生长的GaN层和AlN层,GaN与SiC晶格常数接近,可以保证在其上生长的SiC外延层的晶体质量。而AlN的热导能力较好,可以起到良好的散热效果,有利于协调GaN与SiC之间的热膨胀系数的差异。因此,多个周期交替生长的GaN层和AlN层,可以同时兼顾晶格常数和热膨胀系数的差异,为后续SiC外延层生长提供了一晶格常数及热膨胀系数相当的基底。同时还可以保证在后续高温生长SiC外延层时,基底不会产生裂片等缺陷。在生长SiC厚层前还分别生长有界面处理层和成核层。其中,界面处理层包括依次层叠的第一子层和第二子层,第一子层为未掺杂的SiC层,可以起到晶格过渡的作用。第二子层为掺Si的SiC层,掺Si可以进一步提高SiC的晶体质量。而成核层为表面具有多个三角锥状凸起的SiC层,多个三角锥状凸起将SiC厚层的生长分成多个小区域,凸起间填平后再横向生长,有利于湮灭位错,减少应力。因此,在上述各层的基础上,最终可以生长出厚度为80-100um的较厚的SiC厚层,且不会出现裂片等问题,保证了生长出的SiC外延结构的质量。The silicon carbide epitaxial structure grown in the embodiment of the present disclosure has a substrate including GaN layers and AlN layers alternately grown in multiple periods. The lattice constant of GaN and SiC is close, which can ensure the crystal quality of the SiC epitaxial layer grown thereon. However, AlN has better thermal conductivity, which can have a good heat dissipation effect, and is conducive to coordinating the difference in thermal expansion coefficient between GaN and SiC. Therefore, the GaN layer and AlN layer grown alternately in multiple periods can take into account the difference in lattice constant and thermal expansion coefficient at the same time, and provide a substrate with equivalent lattice constant and thermal expansion coefficient for the subsequent SiC epitaxial layer growth. At the same time, it can also ensure that the substrate will not produce defects such as cracks when the SiC epitaxial layer is grown at a subsequent high temperature. Before growing the thick SiC layer, an interface treatment layer and a nucleation layer are grown separately. Wherein, the interface treatment layer includes a first sublayer and a second sublayer stacked in sequence, and the first sublayer is an undoped SiC layer, which can play a role of lattice transition. The second sublayer is a SiC layer doped with Si, and doping with Si can further improve the crystal quality of SiC. The nucleation layer is a SiC layer with multiple triangular pyramid-shaped protrusions on the surface. Multiple triangular pyramid-shaped protrusions divide the growth of the SiC thick layer into multiple small areas. dislocations, reducing stress. Therefore, on the basis of the above layers, a relatively thick SiC layer with a thickness of 80-100um can be grown eventually, and problems such as cracks will not occur, ensuring the quality of the grown SiC epitaxial structure.

本公开实施例还提供了另一种碳化硅外延结构的制造方法,用于制造如图1所述的碳化硅外延结构。Embodiments of the present disclosure also provide another method for manufacturing a silicon carbide epitaxial structure, which is used to manufacture the silicon carbide epitaxial structure as shown in FIG. 1 .

图3是本公开实施例提供的一种碳化硅外延结构的制造方法流程图,如图3所示,该制造方法包括:Fig. 3 is a flowchart of a method for manufacturing a silicon carbide epitaxial structure provided by an embodiment of the present disclosure. As shown in Fig. 3 , the method includes:

步骤301、提供一基底。Step 301, providing a substrate.

其中,基底包括多个周期交替生长的GaN层和AlN层。Wherein, the substrate includes a plurality of alternately grown GaN layers and AlN layers.

可选地,基底包括依次交替生长的n+1个GaN层和n个AlN层,20≤n≤50。Optionally, the substrate includes n+1 GaN layers and n AlN layers alternately grown in sequence, 20≤n≤50.

也就是说,基底中与界面处理层接触的层为GaN层,可以防止其与SiC外延结构之间因为晶格常数及热膨胀系数差异过大而产生异常,从而可以保证在其上外延生长的SiC外延结构的生长质量。That is to say, the layer in the substrate that is in contact with the interface treatment layer is a GaN layer, which can prevent abnormalities between it and the SiC epitaxial structure due to excessive differences in lattice constant and thermal expansion coefficient, thereby ensuring that the SiC epitaxially grown on it Growth quality of epitaxial structures.

若基底中的周期数目过多,会导致基底的厚度较厚,AlN和GaN的晶格与热膨胀差异会不断累积,导致缺陷和应力增加;若基底中的周期数目过少,一方面在高温时容易断裂,另一方面基底晶体质量差,也难以继续生长高质量厚层SiC。If the number of periods in the substrate is too large, the thickness of the substrate will be thicker, and the difference between the lattice and thermal expansion of AlN and GaN will continue to accumulate, resulting in increased defects and stress; if the number of periods in the substrate is too small, on the one hand, at high temperature It is easy to break, and on the other hand, the quality of the substrate crystal is poor, and it is difficult to continue to grow high-quality thick-layer SiC.

可选地,基底中GaN层和AlN层的厚度比为1:1~1:5。Optionally, the thickness ratio of the GaN layer and the AlN layer in the substrate is 1:1˜1:5.

由于热膨胀系数的差异会导致SiC外延层在生长时出现凸和凹的变化,而GaN与AlN热膨胀系数不同,将各层厚度设置在上述范围内可以中和热膨胀差异导致的翘曲变化,有利于实现较好的平面生长。Since the difference in thermal expansion coefficient will cause the SiC epitaxial layer to appear convex and concave changes during growth, and the thermal expansion coefficient of GaN and AlN is different, setting the thickness of each layer within the above range can neutralize the warpage change caused by the difference in thermal expansion, which is beneficial achieve better planar growth.

其中,AlN层的厚度大于GaN层的厚度,若AlN层的厚度较薄,则难以有效平衡温差导致的翘曲变化,生长过程中膜内容易积累应力,因此,将AlN层12的厚度设置的较厚。Wherein, the thickness of the AlN layer is greater than the thickness of the GaN layer. If the thickness of the AlN layer is thinner, it is difficult to effectively balance the warpage caused by the temperature difference, and the stress is easy to accumulate in the film during the growth process. Therefore, the thickness of the AlN layer 12 is set to thicker.

可选地,基底的厚度为50~500nm。Optionally, the substrate has a thickness of 50-500 nm.

若基底的厚度过薄,高温生长时容易断裂;若基底的厚度过厚,AlN和GaN晶格及应力的差异会不断累积,影响到后续SiC外延层的生长质量。If the thickness of the substrate is too thin, it is easy to break during high-temperature growth; if the thickness of the substrate is too thick, the difference in lattice and stress between AlN and GaN will continue to accumulate, affecting the growth quality of the subsequent SiC epitaxial layer.

可选地,基底还包括位于最后一层GaN层表面的保护层,保护层为掺Si的GaN层。Optionally, the substrate further includes a protective layer on the surface of the last GaN layer, and the protective layer is a Si-doped GaN layer.

由于保护层中掺有Si,可以在最后一层GaN层的表面形成Si悬挂键,有利于后续与SiC外延结构进行键合。同时,保护层中掺有Si,还可以起到防氧化的作用,防止GaN层1表面被氧化,最终影响在其上生长的SiC外延结构的晶体质量。Since Si is doped in the protective layer, Si dangling bonds can be formed on the surface of the last GaN layer, which is beneficial for subsequent bonding with the SiC epitaxial structure. At the same time, the doping of Si in the protective layer can also play a role of anti-oxidation, prevent the surface of GaN layer 1 from being oxidized, and ultimately affect the crystal quality of the SiC epitaxial structure grown thereon.

可选地,保护层13的厚度为5~10nm。Optionally, the protective layer 13 has a thickness of 5-10 nm.

若保护层30的厚度过薄,容易被吸附的C/H/O/Si等杂质元素影响,在高温外延时,热分解也易伤到保护层;若保护层30的厚度过厚,由于热膨胀系数的差异,在后续高温外延SiC时,易引入膜内应力,导致SiC厚膜异常。If the thickness of the protective layer 30 is too thin, it is easy to be affected by impurity elements such as adsorbed C/H/O/Si, and thermal decomposition is also easy to damage the protective layer during high-temperature epitaxy; if the thickness of the protective layer 30 is too thick, due to The difference in thermal expansion coefficient is easy to introduce internal stress in the film during the subsequent high-temperature epitaxy of SiC, resulting in abnormal SiC thick film.

示例性地,步骤301可以包括:Exemplarily, step 301 may include:

第一步、在硅片上依次生长缓冲层、N型氮化镓层和超晶格层,超晶格层包括多个周期交替生长的GaN层和AlN层。In the first step, a buffer layer, an N-type gallium nitride layer and a superlattice layer are sequentially grown on the silicon wafer, and the superlattice layer includes a plurality of alternately grown GaN layers and AlN layers.

其中,缓冲层为未掺杂的GaN层或者AlGaN层,厚度为15~30nm。N型氮化镓层为掺Si的GaN层,N型氮化镓层的厚度为200~500nm。Wherein, the buffer layer is an undoped GaN layer or an AlGaN layer with a thickness of 15-30 nm. The N-type gallium nitride layer is a Si-doped GaN layer, and the thickness of the N-type gallium nitride layer is 200-500 nm.

可选地,缓冲层为未掺杂的GaN层或者AlGaN层,厚度为15~30nm。成核层可以作为后续外延生长的晶核。Optionally, the buffer layer is an undoped GaN layer or an AlGaN layer with a thickness of 15-30 nm. The nucleation layer can serve as a crystal nucleus for subsequent epitaxial growth.

在本公开实施例中,N型氮化镓层中Si的掺杂浓度为5E18-5E19cm-3In the embodiment of the present disclosure, the doping concentration of Si in the N-type GaN layer is 5E18-5E19 cm −3 .

控制反应室温度为600~900℃,压力为100~500torr,在硅片上生长成核层;Control the temperature of the reaction chamber at 600-900°C and the pressure at 100-500 torr, and grow the nucleation layer on the silicon wafer;

控制反应室温度为950~1150℃,压力为100~500torr。在氮气氛围下,向反应室内通入Ga源、NH3和SiH4,生长厚度为200-500nm,Si的掺杂浓度为5E18-5E19cm-3的N型氮化镓层;The temperature of the reaction chamber is controlled to be 950-1150° C., and the pressure is 100-500 torr. In a nitrogen atmosphere, feed Ga source, NH 3 and SiH 4 into the reaction chamber to grow an N-type gallium nitride layer with a thickness of 200-500nm and a Si doping concentration of 5E18-5E19cm -3 ;

控制反应室温度为1150~1350℃,压力为100~300torr,在N型氮化镓层上生长超晶格层。The temperature of the reaction chamber is controlled to be 1150-1350° C., the pressure is 100-300 torr, and the superlattice layer is grown on the N-type gallium nitride layer.

第二步、采用电化学方法腐蚀掉N型氮化镓层,去除生长有缓冲层的硅片,得到超晶格层;In the second step, the N-type gallium nitride layer is etched away by electrochemical methods, and the silicon wafer with the buffer layer is removed to obtain the superlattice layer;

第三步、将超晶格层作为基底。The third step is to use the superlattice layer as a base.

示例性地,步骤301还可以包括:Exemplarily, step 301 may also include:

在超晶格层上生长保护层,保护层为掺Si的GaN层,保护层的厚度为5~10nm。A protection layer is grown on the superlattice layer, the protection layer is a GaN layer doped with Si, and the thickness of the protection layer is 5-10 nm.

示例性地,控制反应室内的温度和压力保持不变,关闭Ga源及NH3,通入SiH4,在第二子层的表面形成保护层。Exemplarily, the temperature and pressure in the reaction chamber are kept constant, the Ga source and NH 3 are turned off, and SiH 4 is introduced to form a protective layer on the surface of the second sub-layer.

步骤302、在基底上生长界面处理层。Step 302 , growing an interface treatment layer on the substrate.

其中,界面处理层包括依次层叠的第一子层和第二子层,第一子层为未掺杂的SiC层,第二子层为掺Si的SiC层。Wherein, the interface treatment layer includes a first sublayer and a second sublayer stacked in sequence, the first sublayer is an undoped SiC layer, and the second sublayer is a Si-doped SiC layer.

可选地,界面处理层的厚度为20~50nm。Optionally, the thickness of the interface treatment layer is 20-50 nm.

可选地,界面处理层中第一子层和第二子层22的厚度比为1:1~1:5。Optionally, the thickness ratio of the first sublayer and the second sublayer 22 in the interface treatment layer is 1:1˜1:5.

可选地,界面处理层中第二子层中Si的掺杂浓度为1017~1018cm-3Optionally, the doping concentration of Si in the second sublayer in the interface treatment layer is 10 17 -10 18 cm -3 .

示例性地,步骤302可以包括:Exemplarily, step 302 may include:

控制反应室温度为1200~1400℃,压力为1~10Torr,在基底上生长界面处理层。The temperature of the reaction chamber is controlled to be 1200-1400° C., the pressure is 1-10 Torr, and the interface treatment layer is grown on the substrate.

步骤303、在界面处理层上生长成核层。Step 303 , growing a nucleation layer on the interface treatment layer.

其中,成核层为表面具有多个三角锥状凸起的SiC层。Wherein, the nucleation layer is a SiC layer with a plurality of triangular pyramid-shaped protrusions on the surface.

可选地,成核层30表面的多个三角锥状凸起之间的间距为2~50um。Optionally, the distance between the plurality of triangular pyramid-shaped protrusions on the surface of the nucleation layer 30 is 2-50 um.

示例性地,每个三角锥状凸起的底部的直径为2~10nm。Exemplarily, the diameter of the bottom of each triangular pyramid-shaped protrusion is 2-10 nm.

示例性地,步骤303可以包括:Exemplarily, step 303 may include:

控制反应室温度为1100~1300℃,压力为1~10Torr,在界面处理层上生长成核层。The temperature of the reaction chamber is controlled to be 1100-1300° C., the pressure is 1-10 Torr, and a nucleation layer is grown on the interface treatment layer.

步骤304、在成核层上生长过渡层。Step 304 , growing a transition layer on the nucleation layer.

其中,过渡层为经过高温处理的SiC层,过渡层的厚度为20~80um。Wherein, the transition layer is a high temperature treated SiC layer, and the thickness of the transition layer is 20-80um.

高温处理可以使Si和C在热动能帮助下进行原子重排,获得高质量的SiC层,从而可以起到较好的过渡效果,为后续SiC厚层生长提供一个良好的生长基础。High-temperature treatment can make Si and C carry out atomic rearrangement with the help of thermal kinetic energy to obtain a high-quality SiC layer, which can have a better transition effect and provide a good growth basis for the subsequent SiC thick layer growth.

示例性地,步骤304可以包括:Exemplarily, step 304 may include:

控制反应室温度为1500~1750℃,压力为1~10Torr,在成核层上生过渡层。The temperature of the reaction chamber is controlled at 1500-1750° C., the pressure is 1-10 Torr, and a transition layer is formed on the nucleation layer.

步骤305、在过渡层上生长SiC厚层。Step 305 , growing a SiC thick layer on the transition layer.

其中,SiC厚层的厚度为80~100um。Wherein, the SiC thick layer has a thickness of 80-100um.

示例性地,控制反应室温度为1400~1750℃,压力为1~10Torr,在过渡层上生长SiC厚层。Exemplarily, the temperature of the reaction chamber is controlled to be 1400-1750° C., the pressure is 1-10 Torr, and a SiC thick layer is grown on the transition layer.

需要说明的是,在本公开实施例中,控制温度、压力均是指控制生长外延结构的反应室中的温度、压力,具体为金属有机化合物化学气相沉淀(英文:Metal-organicChemical Vapor Deposition,简称:MOCVD)设备的反应室。采用高纯H2(氢气)或高纯N2(氮气)或高纯H2和高纯N2的混合气体作为载气,高纯NH3作为氮源,三甲基镓(TMGa)及三乙基镓(TEGa)作为镓源,三甲基铟(TMIn)作为铟源,硅烷(SiH4)作为N型掺杂剂,即Si源,三甲基铝(TMAl)作为铝源,二茂镁(CP2Mg)作为P型掺杂剂,即Mg源。It should be noted that, in the embodiments of the present disclosure, controlling the temperature and pressure refers to controlling the temperature and pressure in the reaction chamber for growing the epitaxial structure, specifically Metal-organic Chemical Vapor Deposition (English: Metal-organic Chemical Vapor Deposition, referred to as : The reaction chamber of MOCVD) equipment. Use high-purity H 2 (hydrogen) or high-purity N 2 (nitrogen) or a mixture of high-purity H 2 and high-purity N 2 as carrier gas, high-purity NH 3 as nitrogen source, trimethylgallium (TMGa) and three Ethylgallium (TEGa) as gallium source, trimethylindium (TMIn) as indium source, silane (SiH4) as N-type dopant, ie Si source, trimethylaluminum (TMAl) as aluminum source, magnesocene (CP 2 Mg) is used as a P-type dopant, that is, a source of Mg.

本公开实施例生长的碳化硅外延结构,其基底包括多个周期交替生长的GaN层和AlN层,GaN与SiC晶格常数接近,可以保证在其上生长的SiC外延层的晶体质量。而AlN的热导能力较好,可以起到良好的散热效果,有利于协调GaN与SiC之间的热膨胀系数的差异。因此,多个周期交替生长的GaN层和AlN层,可以同时兼顾晶格常数和热膨胀系数的差异,为后续SiC外延层生长提供了一晶格常数及热膨胀系数相当的基底。同时还可以保证在后续高温生长SiC外延层时,基底不会产生裂片等缺陷。在生长SiC厚层前还分别生长有界面处理层和成核层。其中,界面处理层包括依次层叠的第一子层和第二子层,第一子层为未掺杂的SiC层,可以起到晶格过渡的作用。第二子层为掺Si的SiC层,掺Si可以进一步提高SiC的晶体质量。而成核层为表面具有多个三角锥状凸起的SiC层,多个三角锥状凸起将SiC厚层的生长分成多个小区域,凸起间填平后再横向生长,有利于湮灭位错,减少应力。因此,在上述各层的基础上,最终可以生长出厚度为80-100um的较厚的SiC厚层,且不会出现裂片等问题,保证了生长出的SiC外延结构的质量。The silicon carbide epitaxial structure grown in the embodiment of the present disclosure has a substrate including GaN layers and AlN layers alternately grown in multiple periods. The lattice constant of GaN and SiC is close, which can ensure the crystal quality of the SiC epitaxial layer grown thereon. However, AlN has better thermal conductivity, which can have a good heat dissipation effect, and is conducive to coordinating the difference in thermal expansion coefficient between GaN and SiC. Therefore, the GaN layer and AlN layer grown alternately in multiple periods can take into account the difference in lattice constant and thermal expansion coefficient at the same time, and provide a substrate with equivalent lattice constant and thermal expansion coefficient for the subsequent SiC epitaxial layer growth. At the same time, it can also ensure that the substrate will not produce defects such as cracks when the SiC epitaxial layer is grown at a subsequent high temperature. Before growing the thick SiC layer, an interface treatment layer and a nucleation layer are grown separately. Wherein, the interface treatment layer includes a first sublayer and a second sublayer stacked in sequence, and the first sublayer is an undoped SiC layer, which can play a role of lattice transition. The second sublayer is a SiC layer doped with Si, and doping with Si can further improve the crystal quality of SiC. The nucleation layer is a SiC layer with multiple triangular pyramid-shaped protrusions on the surface. Multiple triangular pyramid-shaped protrusions divide the growth of the SiC thick layer into multiple small areas. dislocations, reducing stress. Therefore, on the basis of the above layers, a relatively thick SiC layer with a thickness of 80-100um can be grown eventually, and problems such as cracks will not occur, ensuring the quality of the grown SiC epitaxial structure.

以上所述仅为本公开的可选实施例,并不用以限制本公开,凡在本公开的精神和原则之内,所作的任何修改、等同替换、改进等,均应包含在本公开的保护范围之内。The above descriptions are only optional embodiments of the present disclosure, and are not intended to limit the present disclosure. Any modifications, equivalent replacements, improvements, etc. made within the spirit and principles of the present disclosure shall be included in the protection of the present disclosure. within range.

Claims (10)

1.一种碳化硅外延结构,其特征在于,所述碳化硅外延结构包括基底以及依次层叠在所述基底上的界面处理层、成核层和SiC厚层,所述基底包括多个周期交替生长的GaN层和AlN层,所述界面处理层包括依次层叠的第一子层和第二子层,所述第一子层为未掺杂的SiC层,所述第二子层为掺Si的SiC层,所述成核层为表面具有多个三角锥状凸起的SiC层,所述SiC厚层的厚度为80~100um。1. A silicon carbide epitaxial structure, characterized in that the silicon carbide epitaxial structure comprises a substrate and an interface treatment layer, a nucleation layer and a SiC thick layer stacked on the substrate in sequence, and the substrate comprises a plurality of periodic alternating grown GaN layer and AlN layer, the interface treatment layer includes a first sublayer and a second sublayer stacked in sequence, the first sublayer is an undoped SiC layer, and the second sublayer is an Si-doped SiC layer, the nucleation layer is a SiC layer with a plurality of triangular pyramid-shaped protrusions on the surface, and the thickness of the SiC thick layer is 80-100um. 2.根据权利要求1所述的碳化硅外延结构,其特征在于,所述界面处理层的厚度为20~50nm。2 . The silicon carbide epitaxial structure according to claim 1 , wherein the interface treatment layer has a thickness of 20-50 nm. 3.根据权利要求2所述的碳化硅外延结构,其特征在于,所述界面处理层中第一子层和第二子层的厚度比为1:1~1:5。3 . The silicon carbide epitaxial structure according to claim 2 , wherein the thickness ratio of the first sublayer and the second sublayer in the interface treatment layer is 1:1˜1:5. 4 . 4.根据权利要求1所述的碳化硅外延结构,其特征在于,所述界面处理层中第二子层中Si的掺杂浓度为1017~1018cm-34 . The silicon carbide epitaxial structure according to claim 1 , wherein the doping concentration of Si in the second sublayer of the interface treatment layer is 10 17 -10 18 cm -3 . 5.根据权利要求1所述的碳化硅外延结构,其特征在于,所述成核层表面的所述多个三角锥状凸起之间的间距为2~50um。5 . The silicon carbide epitaxial structure according to claim 1 , wherein the distance between the plurality of triangular pyramid-shaped protrusions on the surface of the nucleation layer is 2-50 um. 6.根据权利要求1所述的碳化硅外延结构,其特征在于,所述基底包括依次交替生长的n+1个GaN层和n个AlN层,20≤n≤50。6 . The silicon carbide epitaxial structure according to claim 1 , wherein the substrate comprises n+1 GaN layers and n AlN layers alternately grown in sequence, 20≤n≤50. 7.根据权利要求1至6任一项所述的碳化硅外延结构,其特征在于,所述碳化硅外延结构还包括位于所述成核层和SiC厚层之间的过渡层,所述过渡层为经过高温处理的SiC层,所述过渡层的厚度为20~80um。7. The silicon carbide epitaxial structure according to any one of claims 1 to 6, characterized in that, the silicon carbide epitaxial structure further comprises a transition layer between the nucleation layer and the SiC thick layer, the transition The layer is a SiC layer treated at high temperature, and the thickness of the transition layer is 20-80um. 8.一种碳化硅外延结构的制造方法,其特征在于,所述制造方法包括:8. A method of manufacturing a silicon carbide epitaxial structure, characterized in that the method of manufacturing comprises: 提供一基底,所述基底包括多个周期交替生长的GaN层和AlN层;A substrate is provided, and the substrate includes a plurality of alternately grown GaN layers and AlN layers; 在所述基底上生长界面处理层,所述界面处理层包括依次层叠的第一子层和第二子层,所述第一子层为未掺杂的SiC层,所述第二子层为掺Si的SiC层;An interface treatment layer is grown on the substrate, the interface treatment layer includes a first sublayer and a second sublayer stacked in sequence, the first sublayer is an undoped SiC layer, and the second sublayer is SiC layer doped with Si; 在所述界面处理层上依次生长成核层和SiC厚层,所述成核层为表面具有多个三角锥状凸起的SiC层,所述SiC厚层的厚度为80~100um。A nucleation layer and a SiC thick layer are sequentially grown on the interface treatment layer, the nucleation layer is a SiC layer with a plurality of triangular pyramid-shaped protrusions on the surface, and the thickness of the SiC thick layer is 80-100 um. 9.根据权利要求8所述的制造方法,其特征在于,所述提供一基底,包括:9. The manufacturing method according to claim 8, wherein said providing a base comprises: 在硅片上依次生长缓冲层、N型氮化镓层和超晶格层,所述超晶格层包括多个周期交替生长的GaN层和AlN层;sequentially growing a buffer layer, an N-type gallium nitride layer and a superlattice layer on the silicon wafer, the superlattice layer comprising a plurality of alternately grown GaN layers and AlN layers; 采用电化学方法腐蚀掉N型氮化镓层,去除生长有所述缓冲层的所述硅片,得到所述超晶格层;Etching away the N-type gallium nitride layer by electrochemical means, removing the silicon wafer on which the buffer layer is grown, and obtaining the superlattice layer; 将所述超晶格层作为所述基底。The superlattice layer is used as the substrate. 10.根据权利要求8所述的制造方法,其特征在于,所述在所述基底上生长界面处理层,包括:10. The manufacturing method according to claim 8, wherein the growing the interface treatment layer on the substrate comprises: 控制反应室温度为800-1000℃,在氢气气氛下生长所述第一子层;controlling the temperature of the reaction chamber to be 800-1000° C., and growing the first sublayer under a hydrogen atmosphere; 向反应室内停止通入氢气,并通入SiHCl3或SiH4,通入时间为50~200s,控制反应室温度升高至1000-1500℃,在所述第一子层上生长所述第二子层。Stop feeding hydrogen into the reaction chamber, and feed SiHCl 3 or SiH 4 for 50-200s, control the temperature of the reaction chamber to rise to 1000-1500°C, and grow the second sub-layer on the first sub-layer sublayer.
CN202111004799.8A 2021-08-30 2021-08-30 Silicon carbide epitaxial structure and manufacturing method thereof Active CN113990940B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202111004799.8A CN113990940B (en) 2021-08-30 2021-08-30 Silicon carbide epitaxial structure and manufacturing method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202111004799.8A CN113990940B (en) 2021-08-30 2021-08-30 Silicon carbide epitaxial structure and manufacturing method thereof

Publications (2)

Publication Number Publication Date
CN113990940A CN113990940A (en) 2022-01-28
CN113990940B true CN113990940B (en) 2023-06-09

Family

ID=79735212

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202111004799.8A Active CN113990940B (en) 2021-08-30 2021-08-30 Silicon carbide epitaxial structure and manufacturing method thereof

Country Status (1)

Country Link
CN (1) CN113990940B (en)

Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1734718A (en) * 2000-11-27 2006-02-15 S.O.I.Tec绝缘体上硅技术公司 Compound semiconductor substrate and manufacturing method thereof
JP2009302098A (en) * 2008-06-10 2009-12-24 Air Water Inc Method of manufacturing nitrogen compound semiconductor substrate, and nitrogen compound semiconductor substrate
CN102714143A (en) * 2010-01-08 2012-10-03 三菱电机株式会社 Epitaxial wafer and semiconductor element
CN103109351A (en) * 2010-09-10 2013-05-15 日本碍子株式会社 Epitaxial substrate for semiconductor element, method for producing epitaxial substrate for semiconductor element, and semiconductor element
WO2013125185A1 (en) * 2012-02-20 2013-08-29 サンケン電気株式会社 Epitaxial substrate, semiconductor device, and method for manufacturing semiconductor device
CN108026638A (en) * 2015-10-21 2018-05-11 爱沃特株式会社 Compound semiconductor substrate having SiC layer
CN110491973A (en) * 2019-07-15 2019-11-22 西安电子科技大学 C surface GaN film and preparation method thereof based on SiC graph substrate
CN111005068A (en) * 2019-12-09 2020-04-14 中国电子科技集团公司第五十五研究所 Method for growing high-surface-quality ultra-thick IGBT structure silicon carbide epitaxial material

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102714162B (en) * 2009-11-04 2015-04-29 同和电子科技有限公司 Epitaxially laminated III-nitride substrate

Patent Citations (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1734718A (en) * 2000-11-27 2006-02-15 S.O.I.Tec绝缘体上硅技术公司 Compound semiconductor substrate and manufacturing method thereof
JP2009302098A (en) * 2008-06-10 2009-12-24 Air Water Inc Method of manufacturing nitrogen compound semiconductor substrate, and nitrogen compound semiconductor substrate
CN102714143A (en) * 2010-01-08 2012-10-03 三菱电机株式会社 Epitaxial wafer and semiconductor element
CN103109351A (en) * 2010-09-10 2013-05-15 日本碍子株式会社 Epitaxial substrate for semiconductor element, method for producing epitaxial substrate for semiconductor element, and semiconductor element
WO2013125185A1 (en) * 2012-02-20 2013-08-29 サンケン電気株式会社 Epitaxial substrate, semiconductor device, and method for manufacturing semiconductor device
CN108026638A (en) * 2015-10-21 2018-05-11 爱沃特株式会社 Compound semiconductor substrate having SiC layer
CN110491973A (en) * 2019-07-15 2019-11-22 西安电子科技大学 C surface GaN film and preparation method thereof based on SiC graph substrate
CN111005068A (en) * 2019-12-09 2020-04-14 中国电子科技集团公司第五十五研究所 Method for growing high-surface-quality ultra-thick IGBT structure silicon carbide epitaxial material

Also Published As

Publication number Publication date
CN113990940A (en) 2022-01-28

Similar Documents

Publication Publication Date Title
CN108336203B (en) A kind of gallium nitride-based light-emitting diode epitaxial wafer and its manufacturing method
CN106098871B (en) Preparation method of light-emitting diode epitaxial wafer
CN104091868B (en) A kind of LED epitaxial slice and its manufacture method
CN105023829A (en) Method of growing nitride single crystal and method of manufacturing nitride semiconductor device
CN103952683A (en) Preparation method of semi-polar m-plane GaN-based semiconductor device containing SiNx insertion layer
CN106816499B (en) Preparation method of light-emitting diode epitaxial wafer
CN114864770A (en) Silicon-based gallium nitride epitaxial wafer and manufacturing method thereof
CN113690350B (en) Micro light emitting diode epitaxial wafer and manufacturing method thereof
CN105702826B (en) A method of preparing flawless GaN film on a si substrate
CN116565003A (en) Epitaxial wafer, preparation method thereof and high-electron-mobility transistor
CN106229397B (en) Growth method of light-emitting diode epitaxial wafer
CN106206869B (en) Growth method of GaN-based light emitting diode epitaxial wafer
CN105679650B (en) Method for preparing high-mobility AlGaN/GaN electronic power device on Si substrate
CN113990940B (en) Silicon carbide epitaxial structure and manufacturing method thereof
KR20100104997A (en) Nitride semiconductor substrate having dislocation blocking layer and manufacturing method thereof
CN107658374A (en) Epitaxial wafer of light emitting diode and preparation method thereof
CN103872200B (en) Form the method for semiconductor layer, light emitting semiconductor device and manufacture method thereof
CN115084329B (en) LED epitaxial wafer applied to Si substrate and growth method thereof
CN113571607B (en) Light-emitting diode epitaxial wafer with high luminous efficiency and its manufacturing method
CN113517381B (en) Gallium nitride-based light emitting diode epitaxial wafer and preparation method thereof
CN106129201B (en) Epitaxial wafer of light emitting diode and preparation method thereof
CN113990993B (en) Light-emitting diode epitaxial wafer for reducing ohmic contact resistance and manufacturing method thereof
CN116111018A (en) GaN-based epitaxial structure, manufacturing method thereof and GaN-based light-emitting device
CN114649194A (en) Preparation method of boron-doped silicon substrate HEMT epitaxial wafer for improving crystal quality
CN114122201B (en) Manufacturing method of micro light emitting diode epitaxial wafer

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant