CN113849444A - PCI bus system for industrial control system - Google Patents
PCI bus system for industrial control system Download PDFInfo
- Publication number
- CN113849444A CN113849444A CN202111174340.2A CN202111174340A CN113849444A CN 113849444 A CN113849444 A CN 113849444A CN 202111174340 A CN202111174340 A CN 202111174340A CN 113849444 A CN113849444 A CN 113849444A
- Authority
- CN
- China
- Prior art keywords
- board
- pci
- control
- chip
- bus
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000012545 processing Methods 0.000 claims abstract description 10
- 230000005540 biological transmission Effects 0.000 claims description 7
- 230000002093 peripheral effect Effects 0.000 claims description 5
- 238000004891 communication Methods 0.000 claims description 4
- 230000003993 interaction Effects 0.000 claims description 3
- 239000000523 sample Substances 0.000 claims description 3
- 238000003780 insertion Methods 0.000 abstract description 3
- 230000037431 insertion Effects 0.000 abstract description 3
- 238000010586 diagram Methods 0.000 description 11
- 238000000034 method Methods 0.000 description 3
- 230000008569 process Effects 0.000 description 3
- 238000006243 chemical reaction Methods 0.000 description 2
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 2
- 239000010931 gold Substances 0.000 description 2
- 229910052737 gold Inorganic materials 0.000 description 2
- ATHVAWFAEPLPPQ-VRDBWYNSSA-N 1-stearoyl-2-oleoyl-sn-glycero-3-phosphocholine Chemical compound CCCCCCCCCCCCCCCCCC(=O)OC[C@H](COP([O-])(=O)OCC[N+](C)(C)C)OC(=O)CCCCCCC\C=C/CCCCCCCC ATHVAWFAEPLPPQ-VRDBWYNSSA-N 0.000 description 1
- 230000004075 alteration Effects 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 230000005611 electricity Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000006467 substitution reaction Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
- G06F13/4221—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being an input/output bus, e.g. ISA bus, EISA bus, PCI bus, SCSI bus
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4004—Coupling between buses
- G06F13/4027—Coupling between buses using bus bridges
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/40—Bus structure
- G06F13/4063—Device-to-bus coupling
- G06F13/4068—Electrical coupling
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored program computers
- G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
- G06F15/7807—System on chip, i.e. computer system on a single chip; System in package, i.e. computer system on one or more chips in a single package
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/76—Architectures of general purpose stored program computers
- G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
- G06F15/7867—Architectures of general purpose stored program computers comprising a single central processing unit with reconfigurable architecture
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P90/00—Enabling technologies with a potential contribution to greenhouse gas [GHG] emissions mitigation
- Y02P90/02—Total factory control, e.g. smart factories, flexible manufacturing systems [FMS] or integrated manufacturing systems [IMS]
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- General Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Computing Systems (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Bus Control (AREA)
Abstract
The invention discloses a PCI bus system for an industrial control system; the PCI board is installed in a PCI slot of an upper computer, and a PCI bridge is connected with a chip to convert a PCI bus of the computer into a local bus of a control system; the IF board is used for realizing the relay of local bus signals, sending the relayed signals to the FPGA for processing, and correspondingly controlling the data bus, the address bus and the control bus; the BB board is used for realizing an interface of an external power supply and realizing electrical connection with the external power supply; and redistributing the signal transmitted by the IF board; and as the expansion slot, there are 16 slots on the said BB board, insert 16 different industrial control boards separately; the invention makes PCI bus control distance reach more than 3 meters, control command speed can reach 30 us; and the expansion is supported, the expansion can be expanded to 16 slots, and the mixed insertion is supported by the board card.
Description
Technical Field
The invention belongs to the technical field of PCI (peripheral component interconnect) buses, and particularly relates to a PCI bus system for an industrial control system.
Background
Industrial control refers to industrial automation control and is mainly realized by combining electronics, electricity, machinery and software. I.e., industrial control, or factory automation. The PCI bus is a tree structure, is independent of the CPU bus and can be operated in parallel with the CPU bus. PCI equipment and a PCI bridge chip can be connected to the PCI bus in a hanging mode, only one PCI master equipment is allowed to be arranged on the PCI bus, the other PCI slave equipment is allowed to be arranged on the PCI bus, reading and writing operations can be only carried out between the master equipment and the slave equipment, data exchange between the slave equipment needs to be transferred through the master equipment, and various PCI bus systems on the market still have various problems.
For example, the grant publication No. CN101086727A discloses a PCI adapter for image processor, which uses SOPC technology to enable a user to change a local control interface according to the design requirement without changing hardware, and further, a WDM driver and a dynamic link library are provided on the computer side of the PCI adapter to enable the user writing the interface to control the hardware of the image processor with the PCI adapter from the computer side without knowing the working principle of the PCI adapter. A large-scale programmable device is used on the adapter hardware; although one end of the programmable device is connected with the PCI bus, the other end of the programmable device is connected with other modules of the image processor. A NiosII soft core is implanted into the large-scale programmable device, and a control module of a PCI bus and the like are added to serve as peripheral equipment of the soft core. The programmability of the adapter improves the cuttability of the system, reduces the development cost of the system, and enables the adapter to have great adaptability and extremely high cost performance, but the problem that the existing PCI bus cannot be remotely transmitted is not solved.
Disclosure of Invention
The present invention is directed to a PCI bus system for an industrial control system, so as to solve the problems mentioned in the background art.
In order to achieve the purpose, the invention provides the following technical scheme: a PCI bus system for industrial control system is composed of three control boards, which are PCI board, IF board and BB board,
the PCI board is arranged in a PCI slot of the upper computer, and a chip is connected through a PCI bridge so as to convert a PCI bus of the computer into a local bus of a control system;
the IF board is used for realizing the relay of local bus signals, and sending the relayed signals to the FPGA for processing, and correspondingly controlling the data bus, the address bus and the control bus;
the BB board is used for realizing an interface of an external power supply and realizing electrical connection with the external power supply; and redistributing the signal transmitted by the IF board; as an expansion slot, 16 slots are formed in the BB board, and 16 different industrial control boards are respectively inserted into the slots for corresponding control and application;
the IF board is electrically connected with the BB board through a data line, an address line, read-write control and Slot chip selection.
Preferably, the BB board is powered by the power cabinet; the upper computer is internally inserted with the PCI board, and the PCI board is connected with the IF board through a PCI bus; the IF board is inserted on the BB board, and then the local bus is redistributed to the BB board, 16 slots are arranged on the BB board, one of the slot boards is externally connected with the system through the PCI bus in a communication way, or the other interfaces are used for data interaction with the upper computer; and a GPIB control board card is inserted into the upper computer and used for controlling other peripherals, and the GPIB control board card is electrically connected with the probe station.
Preferably, the input of the PCI board adopts a PCI golden finger part, and the PCI golden finger adopts a 5V level; the output of the PCI board is a SCSI interface with 50 pins, the SCSI interface comprises 16 data buses LAD0-LAD15, 23 address buses LA1-LA23 and 4 control buses which are respectively a T _ RD read signal, a T _ WR write signal, a T _ HWLR read-write direction control line and a T _ INT interrupt signal.
Preferably, the PCI bridge chip is a PCI9052 chip, and the PCI9052 chip is connected to the EEPROM through pins EECS, EEDO, EESK, and EEDI, and is configured to the PCI9052 chip; meanwhile, the 32-bit PCI bus AD0-AD31 of the computer is converted into a local bus, namely 16 data buses LAD0-LAD15, 23 address buses LA1-LA23 and 4 control buses which are respectively a T _ RD read signal, a T _ WR write signal, a T _ HWLR read-write direction control line and a T _ INT interrupt signal.
Preferably, the output local bus of the PCI9052 chip is used for realizing data, address and control, and the PCI9052 chip is relayed by the 74HCT245 chip, so that long-distance transmission of the local data bus is enhanced.
Preferably, the IF board adopts SCSI50pin connector to connect with the output of the PCI board, and adopts 74HCT245 chip to perform enhanced processing on the signal for long-distance transmission; the local buses of T _ LAD, T _ LA, T _ WR and T _ RD led out from the PCI board become LAD, LA, WR and RD control buses; the 74LVC4254A chip also converts the 5V level into a 3.3V level, so that the 3V level enters the FPGA and is further processed by the FPGA; after 5 address lines including LA19, LA20, LA21, LA22 and LA23 enter the FPGA, the FPGA codes the address lines into 32 chip selection signals.
Preferably, the FPGA chip on the IF board adopts a 10CL016YF484I7 chip, and the 10CL016YF484I7 chip is used for realizing unified processing of address lines, data lines and control lines.
Preferably, the IF board transfers data lines LAD0-LAD15, address lines LA1-LA18, chip select signals slot0-slot15 and read/write control lines to the BB board of the control backplane.
Preferably, the power interface part of the BB board is mainly used for switching an external power supply to a board card with 16 slots, wherein the external power supply comprises ± 54V or ± 48V.
Preferably, the interface of the BB board provides different power supplies, PCI data bus, address lines and control lines, and slot chip selection signals, and there are 16 similar slot interfaces on the backplane of the BB board for different boards to be inserted into.
Compared with the prior art, the invention has the beneficial effects that:
the invention adopts PCI bridging chip to convert the PCI bus of computer into local bus, which is data line, address line, control line (including read, write, read-write direction control and chip selection signal), and the local bus enters FPGA through signal relay. And the buses of address, data and the like are controlled through the FPGA. The system can be expanded into 16 slots, each slot can be inserted with a control board, and the insertion sequence of the boards is not required. Each board card has a chip selection signal, and the computer can complete the query function of all the board cards through the FPGA. Due to the adoption of a relay means, the distance controlled by the PCI can be more than 3 meters.
Drawings
FIG. 1 is a schematic diagram of the system of the present invention;
FIG. 2 is a schematic diagram of an application of the present invention based on the system;
FIG. 3 is a schematic diagram of an output interface of the PCI board of the present invention;
FIG. 4 is a diagram of a PCI board bridge chip according to the present invention;
FIG. 5 is a schematic diagram of a local bus for the PCI9052 chip output of the present invention;
FIG. 6 is an interface diagram of the IF board of the present invention;
FIG. 7 is a schematic diagram of the level conversion part of the IF board of the present invention;
FIG. 8 is a schematic diagram of an FPGA chip of the IF board of the present invention;
FIG. 9 is a schematic diagram of the interface between the IF board and BB board of the present invention;
FIG. 10 is a schematic diagram of a power interface portion of the BB board of the present invention;
FIG. 11 is a schematic diagram of an interface of a slot on a BB board of the present invention.
Detailed Description
The technical solutions in the embodiments of the present invention will be clearly and completely described below with reference to the drawings in the embodiments of the present invention, and it is obvious that the described embodiments are only a part of the embodiments of the present invention, and not all of the embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, shall fall within the protection scope of the present invention.
Referring to fig. 1 to 11, the present invention provides a technical solution: a PCI bus system for industrial control system is composed of three control boards, which are PCI board, IF board and BB board,
the PCI board is arranged in a PCI slot of the upper computer, and a chip is connected through a PCI bridge so as to convert a PCI bus of the computer into a local bus of a control system;
the IF board is used for realizing the relay of local bus signals, and sending the relayed signals to the FPGA for processing, and correspondingly controlling the data bus, the address bus and the control bus;
the BB board is used for realizing an interface of an external power supply and realizing electrical connection with the external power supply; and redistributing the signal transmitted by the IF board; as an expansion slot, 16 slots are formed in the BB board, and 16 different industrial control boards are respectively inserted into the slots for corresponding control and application;
the IF board is electrically connected with the BB board through a data line, an address line, read-write control and Slot chip selection.
In order to implement power supply operation and external communication, in this embodiment, preferably, the BB board performs power supply operation through a power cabinet; the upper computer is internally inserted with the PCI board, and the PCI board is connected with the IF board through a PCI bus; the IF board is inserted on the BB board, and then the local bus is redistributed to the BB board, 16 slots are arranged on the BB board, one of the slot boards is externally connected with the system through the PCI bus in a communication way, or the other interfaces are used for data interaction with the upper computer; and a GPIB control board card is inserted into the upper computer and used for controlling other peripherals, and the GPIB control board card is electrically connected with the probe station.
In order to realize data output, in this embodiment, preferably, the PCI board uses a PCI gold finger portion for input, and the PCI gold finger uses a 5V level; the output of the PCI board is a SCSI interface with 50 pins, the SCSI interface comprises 16 data buses LAD0-LAD15, 23 address buses LA1-LA23 and 4 control buses which are respectively a T _ RD read signal, a T _ WR write signal, a T _ HWLR read-write direction control line and a T _ INT interrupt signal.
In order to implement the conversion of the PCI bus into the local bus of the control system, in this embodiment, it is preferable that the PCI bridge chip is a PCI9052 chip, and the PCI9052 chip is connected to the EEPROM through pins EECS, EEDO, EESK, and EEDI, and is configured to implement the configuration of the PCI9052 chip; meanwhile, the 32-bit PCI bus AD0-AD31 of the computer is converted into a local bus, namely 16 data buses LAD0-LAD15, 23 address buses LA1-LA23 and 4 control buses which are respectively a T _ RD read signal, a T _ WR write signal, a T _ HWLR read-write direction control line and a T _ INT interrupt signal.
In order to realize output of data, address and control and realize long-distance transmission, in this embodiment, it is preferable that the local bus of the output of the PCI9052 chip is used to realize data, address and control, and the PCI9052 chip is relayed by the 74HCT245 chip, so as to enhance long-distance transmission of the local data bus.
In order to enhance the signal output in a long distance, in this embodiment, preferably, the IF board uses a SCSI50pin connector to interface with the output of the PCI board, and a 74HCT245 chip is used to enhance the signal for long-distance transmission; the local buses of T _ LAD, T _ LA, T _ WR and T _ RD led out from the PCI board become LAD, LA, WR and RD control buses; the 74LVC4254A chip also converts the 5V level into a 3.3V level, so that the 3V level enters the FPGA and is further processed by the FPGA; after 5 address lines including LA19, LA20, LA21, LA22 and LA23 enter the FPGA, the FPGA codes the address lines into 32 chip selection signals.
In order to implement unified processing on the address lines, the data lines, and the control lines, in this embodiment, it is preferable that the FPGA chip on the IF board employs a 10CL016YF484I7 chip, and the 10CL016YF484I7 chip is used to implement unified processing on the address lines, the data lines, and the control lines.
In order to realize the effective control and read-write process, in this embodiment, preferably, the IF board transfers the data lines LAD0-LAD15, the address lines LA1-LA18, the chip select signals slot0-slot15, and the read-write control line to the BB board of the control backplane.
In order to realize an effective power supply process, in this embodiment, it is preferable that the power interface part of the BB board is mainly used for switching an external power supply to the board cards of 16 slots, where the external power supply includes ± 54V or ± 48V.
In order to provide different power supplies, PCI data buses, address lines and control line interfaces, in this embodiment, it is preferable that the interfaces of the BB board provide different power supplies, PCI data buses, address lines and control lines, and slot chip selection signals of the slots, and there are 16 similar slot interfaces on the backplane of the BB board for different board cards to be inserted into.
The working principle and the using process of the invention are as follows: when the PCI bus is used, a PCI bridging chip is adopted to convert the PCI bus of a computer into a local bus which is respectively a data line, an address line and a control line (including read, write, read-write direction control and chip selection signals), and the local bus enters the FPGA through signal relay. And the buses of address, data and the like are controlled through the FPGA. The system can be expanded into 16 slots, each slot can be inserted with a control board, and the insertion sequence of the boards is not required. Each board card has a chip selection signal, and the computer can complete the query function of all the board cards through the FPGA. Due to the adoption of a relay means, the distance controlled by the PCI can be more than 3 meters.
Although embodiments of the present invention have been shown and described, it will be appreciated by those skilled in the art that changes, modifications, substitutions and alterations can be made in these embodiments without departing from the principles and spirit of the invention, the scope of which is defined in the appended claims and their equivalents.
Claims (10)
1. The utility model provides a PCI bus system for industrial control system, includes the whole control system that three control panel boards are constituteed, and three control panels are PCI board, IF board and BB board respectively, its characterized in that:
the PCI board is arranged in a PCI slot of the upper computer, and a chip is connected through a PCI bridge so as to convert a PCI bus of the computer into a local bus of a control system;
the IF board is used for realizing the relay of local bus signals, and sending the relayed signals to the FPGA for processing, and correspondingly controlling the data bus, the address bus and the control bus;
the BB board is used for realizing an interface of an external power supply and realizing electrical connection with the external power supply; and redistributing the signal transmitted by the IF board; as an expansion slot, 16 slots are formed in the BB board, and 16 different industrial control boards are respectively inserted into the slots for corresponding control and application;
the IF board is electrically connected with the BB board through a data line, an address line, read-write control and Slot chip selection.
2. The PCI bus system for industrial control systems according to claim 1, wherein: the BB board is powered and operated through a power cabinet; the upper computer is internally inserted with the PCI board, and the PCI board is connected with the IF board through a PCI bus; the IF board is inserted on the BB board, and then the local bus is redistributed to the BB board, 16 slots are arranged on the BB board, one of the slot boards is externally connected with the system through the PCI bus in a communication way, or the other interfaces are used for data interaction with the upper computer; and a GPIB control board card is inserted into the upper computer and used for controlling other peripherals, and the GPIB control board card is electrically connected with the probe station.
3. The PCI bus system for industrial control systems according to claim 1, wherein: the PCI board adopts a PCI golden finger part for input, and the PCI golden finger adopts a 5V level; the output of the PCI board is a SCSI interface with 50 pins, the SCSI interface comprises 16 data buses LAD0-LAD15, 23 address buses LA1-LA23 and 4 control buses which are respectively a T _ RD read signal, a T _ WR write signal, a T _ HWLR read-write direction control line and a T _ INT interrupt signal.
4. The PCI bus system for industrial control systems according to claim 1, wherein: the PCI bridging chip adopts a PCI9052 chip, and the PCI9052 chip is connected with an EEPROM through pins EECS, EEDO, EESK and EEDI and used for realizing the configuration of the PCI9052 chip; meanwhile, the 32-bit PCI bus AD0-AD31 of the computer is converted into a local bus, namely 16 data buses LAD0-LAD15, 23 address buses LA1-LA23 and 4 control buses which are respectively a T _ RD read signal, a T _ WR write signal, a T _ HWLR read-write direction control line and a T _ INT interrupt signal.
5. The PCI bus system for industrial control systems according to claim 4, wherein: the output local bus of the PCI9052 chip is used for realizing data, address and control, and the PCI9052 chip is relayed through the 74HCT245 chip, so that long-distance transmission of the local data bus is enhanced.
6. The PCI bus system for industrial control systems according to claim 1, wherein: the IF board adopts a SCSI50pin connector to be butted with the output of the PCI board, and adopts a 74HCT245 chip to carry out enhanced processing on signals for long-distance transmission of the signals; the local buses of T _ LAD, T _ LA, T _ WR and T _ RD led out from the PCI board become LAD, LA, WR and RD control buses; the 74LVC4254A chip also converts the 5V level into a 3.3V level, so that the 3V level enters the FPGA and is further processed by the FPGA; after 5 address lines including LA19, LA20, LA21, LA22 and LA23 enter the FPGA, the FPGA codes the address lines into 32 chip selection signals.
7. The PCI bus system for industrial control systems as claimed in claim 6, wherein: the FPGA chip on the IF board adopts a 10CL016YF484I7 chip, and the 10CL016YF484I7 chip is used for realizing the unified processing of address lines, data lines and control lines.
8. The PCI bus system for industrial control systems according to claim 1, wherein: the IF board transfers data lines LAD0-LAD15, address lines LA1-LA18, chip select signals slot0-slot15 and read-write control lines to the BB board of the control backplane.
9. The PCI bus system for industrial control systems according to claim 1, wherein: the power interface part of the BB board is mainly used for switching an external power supply to a board card with 16 slots, wherein the external power supply comprises +/-54V or +/-48V.
10. The PCI bus system for industrial control systems according to claim 1, wherein: the interface of the BB board provides different power supplies, PCI data buses, address lines, control lines and slot chip selection signals, 16 similar slot interfaces are arranged on a back plate of the BB board and are used for different board cards to be inserted, due to the fact that the chip selection signals, the address lines and the data lines exist, the upper computer selects the board card of one slot position through the chip selection signals, information of the corresponding board card is read through the address lines, the information of the board card is transmitted back to the upper computer through the data lines, and the upper computer obtains what kind of board card the control board card is arranged on the slot position.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202111174340.2A CN113849444B (en) | 2021-10-09 | 2021-10-09 | PCI bus system for industrial control system |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202111174340.2A CN113849444B (en) | 2021-10-09 | 2021-10-09 | PCI bus system for industrial control system |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN113849444A true CN113849444A (en) | 2021-12-28 |
| CN113849444B CN113849444B (en) | 2023-09-01 |
Family
ID=78977749
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202111174340.2A Active CN113849444B (en) | 2021-10-09 | 2021-10-09 | PCI bus system for industrial control system |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN113849444B (en) |
Citations (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5734847A (en) * | 1995-06-15 | 1998-03-31 | Intel Corporation | Method and apparatus for enabling intelligent I/O subsystems using PCI I/O devices |
| CN1194407A (en) * | 1996-12-23 | 1998-09-30 | 康帕克电脑公司 | Transparent PCI to PCI bridge |
| US6295566B1 (en) * | 1998-10-31 | 2001-09-25 | Campaq Computer Corporation | PCI add-in-card capability using PCI-to-PCI bridge power management |
| US6529987B1 (en) * | 1999-09-08 | 2003-03-04 | Intel Corporation | Hot pluggins in a PCI bus system |
| CN2549533Y (en) * | 2002-05-22 | 2003-05-07 | 张群 | Data processing and communicating card based on enhanced image processing bus of computer |
| CN2919707Y (en) * | 2005-10-20 | 2007-07-04 | 上海电器科学研究所（集团）有限公司 | A PCI card with bus interface |
| CN104102606A (en) * | 2014-07-16 | 2014-10-15 | 山东超越数控电子有限公司 | Method for transmitting PCI (peripheral component interconnect)-EXPRESS signals over long distances |
| CN105045704A (en) * | 2015-06-24 | 2015-11-11 | 哈尔滨工业大学 | Method for implementing data exchange between boards by using PCI master mode |
| CN111565272A (en) * | 2020-04-30 | 2020-08-21 | 蔚复来(浙江)科技股份有限公司 | Device and method for long-distance transmission of camera data through parallel bus |
-
2021
- 2021-10-09 CN CN202111174340.2A patent/CN113849444B/en active Active
Patent Citations (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5734847A (en) * | 1995-06-15 | 1998-03-31 | Intel Corporation | Method and apparatus for enabling intelligent I/O subsystems using PCI I/O devices |
| CN1194407A (en) * | 1996-12-23 | 1998-09-30 | 康帕克电脑公司 | Transparent PCI to PCI bridge |
| US6295566B1 (en) * | 1998-10-31 | 2001-09-25 | Campaq Computer Corporation | PCI add-in-card capability using PCI-to-PCI bridge power management |
| US6529987B1 (en) * | 1999-09-08 | 2003-03-04 | Intel Corporation | Hot pluggins in a PCI bus system |
| CN2549533Y (en) * | 2002-05-22 | 2003-05-07 | 张群 | Data processing and communicating card based on enhanced image processing bus of computer |
| CN2919707Y (en) * | 2005-10-20 | 2007-07-04 | 上海电器科学研究所（集团）有限公司 | A PCI card with bus interface |
| CN104102606A (en) * | 2014-07-16 | 2014-10-15 | 山东超越数控电子有限公司 | Method for transmitting PCI (peripheral component interconnect)-EXPRESS signals over long distances |
| CN105045704A (en) * | 2015-06-24 | 2015-11-11 | 哈尔滨工业大学 | Method for implementing data exchange between boards by using PCI master mode |
| CN111565272A (en) * | 2020-04-30 | 2020-08-21 | 蔚复来(浙江)科技股份有限公司 | Device and method for long-distance transmission of camera data through parallel bus |
Non-Patent Citations (1)
| Title |
|---|
| 孙康明: "基于PCI总线的图像信号采集系统研究", 中国优秀博硕士学位论文全文数据库(硕士)信息科技辑, no. 01 * |
Also Published As
| Publication number | Publication date |
|---|---|
| CN113849444B (en) | 2023-09-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN114564428B (en) | I/O port expansion system of airborne electronic equipment | |
| CN109933552A (en) | A general-purpose GPU node device and a general-purpose 16GPU BOX device | |
| CN112948316A (en) | AI edge computing all-in-one machine framework based on network interconnection | |
| CN111538689A (en) | Heterogeneous multi-channel PCIE riser card at both ends | |
| CN210627095U (en) | General ruggedized computer that contains various bus motherboards | |
| CN109407574B (en) | Multi-bus selectable output control device and method thereof | |
| CN211653642U (en) | Multitask input/output interface | |
| CN103530256B (en) | The process device and method of CPCIe and PCI protocol data | |
| CN113849444B (en) | PCI bus system for industrial control system | |
| CN220526213U (en) | Conversion equipment compatible with multiple interfaces | |
| CN200983160Y (en) | Wireless adapter multi-purpose interface circuit based on PCI bus | |
| CN210983388U (en) | Board card capable of converting one path to multiple paths of PCI-E and PCI bus interfaces | |
| CN116126761A (en) | A Master Control System with Multiple Controllers Sharing Serial Ports | |
| CN111679995B (en) | Embedded management execution unit of space computer based on 1553B bus | |
| CN103544133B (en) | Conversion device and conversion method | |
| CN214256754U (en) | PCB connecting plate module for data synchronization of fault-tolerant computer | |
| CN113391570A (en) | Low-cost low-complexity multi-channel DA synchronous control method | |
| CN220305716U (en) | High-performance computer board card | |
| CN223155476U (en) | Multi-source heterogeneous terminal data processing system and electronic equipment | |
| CN112882424B (en) | Power system data acquisition system and method | |
| CN220290213U (en) | Board card based on domestic chip and LPC bus expansion CAN interface | |
| CN218332569U (en) | Multi-carrier data resource conversion device | |
| CN213094226U (en) | CAN communication device based on CPCI bus | |
| CN115509979B (en) | FPGA bus board card suitable for multiple machine case slots | |
| CN217467579U (en) | Server directly links backplate and hard disk signal identification transmission device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |