CN113434441A - DMA transmission method, device, controller and readable storage medium - Google Patents
DMA transmission method, device, controller and readable storage medium Download PDFInfo
- Publication number
- CN113434441A CN113434441A CN202110707703.8A CN202110707703A CN113434441A CN 113434441 A CN113434441 A CN 113434441A CN 202110707703 A CN202110707703 A CN 202110707703A CN 113434441 A CN113434441 A CN 113434441A
- Authority
- CN
- China
- Prior art keywords
- dma
- request
- request source
- dma transfer
- target
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000005540 biological transmission Effects 0.000 title claims abstract description 67
- 238000000034 method Methods 0.000 title claims abstract description 51
- 238000012546 transfer Methods 0.000 claims description 117
- 238000012545 processing Methods 0.000 claims description 19
- 238000004590 computer program Methods 0.000 claims description 7
- 238000013461 design Methods 0.000 abstract description 11
- 238000011161 development Methods 0.000 abstract description 6
- 238000010586 diagram Methods 0.000 description 4
- 230000002093 peripheral effect Effects 0.000 description 2
- 230000009286 beneficial effect Effects 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000009466 transformation Effects 0.000 description 1
- 238000000844 transformation Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
- G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Bus Control (AREA)
Abstract
The application discloses a DMA transmission method, a device, a controller and a readable storage medium, wherein the DMA transmission method comprises the following steps: numbering a plurality of request sources; selecting a target request source corresponding to one or more DMA transmission channels from the plurality of request sources according to the number; acquiring target data according to a DMA transmission request signal of a target request source; and transmitting the target data through the corresponding DMA transmission channel. The DMA transmission method comprises the steps of coding numbers for a plurality of request sources, selecting a target request source from the request sources through a DMA transmission channel according to the numbers, and transmitting data requested by the selected target request source. In the method, each DMA transmission channel can be selected from all request sources, the problem that each channel can only process a fixed request source in the original DMA design is solved, developers do not need to inquire the request source which can be processed by each channel when using the DMA, and the development efficiency of the developers is improved.
Description
Technical Field
The present application relates to the field of communications technologies, and in particular, to a DMA transfer method, apparatus, controller, and readable storage medium.
Background
DMA (Direct Memory Access) transmission allows hardware devices of different speeds to communicate without relying on a large amount of interrupt load of a CPU, and thus can achieve higher speeds. DMA transfer does not save the field, restore the field, or the like during data transfer. Because the CPU does not participate in the transmission operation at all, the operations of fetching instruction, fetching number, sending number and the like of the CPU are omitted. Memory address modification, counting of the number of transferred words, etc., are not implemented in software, but directly in hardware circuitry. Therefore, the DMA mode can meet the requirement of high-speed I/O equipment and is beneficial to the exertion of CPU efficiency.
In existing DMA designs, the packets are typically grouped according to the number of DMA transfer requests, with each channel of the DMA processing a different packet. When using DMA, a developer needs to query the request source packet corresponding to each channel and select one of the request sources. In a large-scale design, a large number of request sources may exist, and it is quite cumbersome and error-prone to query the DMA channel corresponding to each request source when in use, which reduces development efficiency.
Disclosure of Invention
In view of this, the present application provides a DMA transmission method, apparatus, controller and readable storage medium, so as to solve the problems that in the existing DMA transmission, a developer needs to query a request source packet corresponding to each channel when using DMA, and the process is complicated and error is prone.
The DMA transmission method provided by the application comprises the following steps:
numbering a plurality of request sources;
selecting a target request source corresponding to one or more DMA transmission channels from the plurality of request sources according to the number;
acquiring target data according to the DMA transmission request signal of the target request source;
and transmitting the target data through a corresponding DMA transmission channel.
Optionally, after the selecting, according to the number, a target request source corresponding to the DMA transfer channel from the plurality of request sources, the method further includes:
if a new request source is added, numbering the new request source;
and allocating the new request source to a corresponding DMA transmission channel according to the number of the new request source.
Optionally, after the target transfer data is transferred through the corresponding DMA transfer channel, the method further includes:
acquiring the times of the target data transmission of the DMA transmission channel;
and if the times are less than a preset transmission time threshold value, acquiring and processing a new DMA transmission request signal.
Optionally, the method further includes:
and if the times are greater than or equal to the preset transmission time threshold, ending the DMA transmission.
The present application further provides a DMA transfer apparatus, comprising:
the request source numbering module is used for numbering a plurality of request sources;
a request source selection module, configured to select, according to the number, a target request source corresponding to one or more DMA transfer channels from the plurality of request sources;
and the request processing module is used for acquiring target data according to the DMA transmission request signal of the target request source and transmitting the target data through a corresponding DMA transmission channel.
Optionally, the request source numbering module is further configured to compile a number for a new request source if the new request source is added;
the request source selection module is further configured to allocate the new request source to a corresponding DMA transfer channel according to the number of the new request source.
Optionally, the DMA transfer apparatus further includes:
the counting module is used for acquiring the times of the DMA transmission channel for transmitting the target data;
and the request processing module is further used for acquiring and processing a new DMA transmission request signal if the number of times is smaller than a preset transmission number threshold.
Optionally, the request processing module is further configured to end the DMA transfer if the number of times is greater than or equal to the preset transfer number threshold.
The present application also provides a DMA controller, comprising: the device comprises a memory and a processor, wherein the memory stores a DMA transfer method program, and the DMA transfer method program realizes the steps of the DMA transfer method in the embodiments when being executed by the processor.
The present application also provides a computer storage medium, which stores a computer program that, when executed by a processor, implements the steps of the DMA transfer method in the embodiments described above.
As described above, in the DMA transfer method according to the embodiment of the present application, numbers are compiled for a plurality of request sources, and the DMA transfer channel selects a target request source from the request sources according to the numbers and transfers data requested by the selected target request source. In the method, each DMA transmission channel can be selected from all request sources, the problem that each channel can only process a fixed request source in the original DMA design is solved, developers do not need to inquire the request source which can be processed by each channel when using the DMA, and the development efficiency of the developers is improved.
Drawings
In order to more clearly illustrate the technical solutions in the embodiments of the present application, the drawings needed to be used in the description of the embodiments are briefly introduced below, and it is obvious that the drawings in the following description are only some embodiments of the present application, and it is obvious for those skilled in the art to obtain other drawings based on these drawings without creative efforts.
FIG. 1 is a schematic diagram of a conventional DMA transfer method;
FIG. 2 is a flow chart illustrating a DMA transfer method according to an embodiment of the present application;
FIG. 3 is a schematic diagram of a DMA transfer method according to an embodiment of the present application;
FIG. 4 is a flow chart illustrating another DMA transfer method according to an embodiment of the present application;
FIG. 5 is a schematic structural diagram of a DMA transfer apparatus according to an embodiment of the present application;
fig. 6 is a schematic structural diagram of a DMA controller according to an embodiment of the present application.
Detailed Description
The technical solutions of the present application are described below clearly and completely by way of examples, and it is obvious that the described examples are only a part of the examples of the present application, and not all of the examples. The following embodiments and their technical features may be combined with each other without conflict.
The existing DMA transfer method carries out grouping according to the number of request sources of DMA transfer, and each channel of the DMA processes different groups. The following 17 request sources are exemplified.
ADC _ QUE1, analog-to-digital converter request 1;
ADC _ QUE2, analog-to-digital converter request 2;
ADC _ QUE3, analog-to-digital converter request 3;
ADC _ QUE4, analog-to-digital converter request 4;
ADC _ QUE5, analog-to-digital converter request 5;
SPI _ QUE1, serial peripheral interface request 1;
SPI _ QUE2, serial peripheral interface request 2;
TIM1_ QUE1, timer 1 request 1;
TIM1_ QUE2, timer 1 request 2;
TIM1_ QUE3, timer 1 request 3;
TIM1_ QUE4, timer 1 request 4;
TIM2_ QUE1, timer 2 request 1;
TIM2_ QUE2, timer 2 request 2;
UART1_ QUE1, universal asynchronous receiver transmitter 1 request 1;
UART1_ QUE2, universal asynchronous receiver transmitter 1 request 2;
UART2_ QUE1, universal asynchronous receiver transmitter 2 request 1;
UART2_ QUE2, universal asynchronous receiver transmitter 2 request 2.
As shown in fig. 1, 17 request sources are first divided into five groups, wherein 4 request sources in total, ADC _ QUE1, SPI _ QUE1, TIM1_ QUE1 and TIM2_ QUE1, are a first group and are connected to channel 1 of the DMA controller; ADC _ QUE2, SPI _ QUE2, TIM1_ QUE2 and TIM2_ QUE2 total 4 request sources as a second group, connected with channel 2 of the DMA controller; ADC _ QUE3, TIM1_ QUE3 and UART1_ QUE1 totaling 3 request sources as a third group, connected with channel 3 of the DMA controller; ADC _ QUE4, TIM1_ QUE4 and UART1_ QUE2 totaling 3 request sources to a fourth group, connected with channel 4 of the DMA controller; ADC _ QUE4, UART2_ QUE1 and UART2_ QUE2 totaling 3 request sources in a fifth group, connected to channel 5 of the DMA controller. When the system is used, the DMA channel corresponding to each request source needs to be queried, which is relatively complicated and error-prone, and each channel can only process the requests of the request source of the group, and when the number of the request sources changes, for example, a new DAC _ QUE6 (analog-to-digital converter request 6) is added, the original design cannot be used any more.
An embodiment of the present application provides a DMA transfer method, a flowchart of which is shown in fig. 2, where the DMA transfer method includes:
101, numbering a plurality of request sources.
The request source of the DMA transfer generally includes a plurality of request sources, and all the request sources are numbered in advance. For example, for 17 request sources in FIG. 3, they may be ordered by the request source numbering module as 0-16 in sequence. In one embodiment, the DMA controller numbers the 17 request sources as follows: ADC _ QUE1 is numbered 0, ADC _ QUE2 is numbered 1, ADC _ QUE3 is numbered 2, ADC _ QUE4 is numbered 3, ADC _ QUE5 is numbered 4, SPI _ QUE1 is numbered 5, SPI _ QUE2 is numbered 6, TIM1_ QUE1 is numbered 7, TIM1_ QUE2 is numbered 8, TIM1_ QUE3 is numbered 9, TIM1_ QUE4 is numbered 10, TIM2_ QUE1 is numbered 11, TIM2_ QUE2 is numbered 12, UART1_ QUE1 is numbered 13, UART1_ QUE2 is numbered 14, UART2_ QUE1 is numbered 15, and TIM2_ QUE2 is numbered 16.
And 102, selecting a target request source corresponding to one or more DMA transfer channels from the plurality of request sources according to the number.
After numbering all the request sources, each request source corresponds to one number, and when in use, only the number of the corresponding channel needs to be inquired, and the DMA transmission channel can select the corresponding request source through the number. When there is only one DMA transfer channel, all the numbers are selected to the DMA transfer channel. When there are a plurality of DMA transfer channels, for example, 5 DMA transfer channels in the foregoing embodiment, 17 request sources are selected. If the request source selection module of the DMA transmission channel 1 needs to use ADC _ QUE1, selecting number 0, and ADC _ QUE1 is the target request source of the DMA transmission channel 1; if the request source selection module of the DMA transfer channel 2 needs to use TIM1_ QUE2, then number 8 is selected, and TIM1_ QUE2 is the target request source of the DMA transfer channel 2; DMA transfer channel 3 to DMA transfer channel 5 and so on, the corresponding target request source may be selected according to the number.
It is understood that, in this embodiment, each DMA transfer channel is connected to all request sources, and can process the requests of all request sources, so that each DMA transfer channel can select the target request source in all numbers. After each DMA transfer channel finishes selecting the target request source, each DMA transfer channel only receives the DMA transfer request of the target request source selected by the DMA transfer channel.
103, obtaining the target data according to the DMA transmission request signal of the target request source.
When one of the target request sources sends a DMA transfer request signal, the corresponding DMA transfer channel receives the DMA transfer request signal. For example, when the DMA transfer channel 1 selects number 0, when ADC _ QUE1 (number 0) sends a DMA transfer request signal, then DMA transfer channel 1 will receive the DMA transfer request signal. And the request processing module of the DMA controller acquires the target data from the source address according to the DMA transmission request signal.
It should be noted that, in some embodiments, each DMA transfer channel may include a plurality of target request sources, and when at least 2 target request sources simultaneously transmit the transfer request signals, the request processing module may sequentially process the DMA transfer requests according to the priority of the request sources.
And 104, transmitting the target data through a corresponding DMA transmission channel.
And after the request processing module of the DMA controller acquires the target data, the target data is sent to the target address through the corresponding DMA transmission channel. It will be appreciated that each DMA transfer channel, upon selection of a target request source, then processes only the request of the selected target request source, transferring the data requested by the target request source.
In the above embodiments of the present application, numbers are compiled for a plurality of request sources, and the DMA transfer channel selects a target request source from the request sources according to the numbers and transfers data requested by the selected target request source. In the method, each DMA transmission channel can be selected from all request sources, the problem that each channel can only process a fixed request source in the original DMA design is solved, developers do not need to inquire the request source which can be processed by each channel when using the DMA, and the development efficiency of the developers is improved.
An embodiment of the present application provides another DMA transfer method, a flowchart of which is shown in fig. 4, where the DMA transfer method includes:
a plurality of request sources are numbered 201.
Step 101 may be referred to in this step, and is not described in detail in this embodiment.
Optionally, when the DMA design needs to be changed, for example, a new request source needs to be added, the new request source may be numbered. For example, a new request source TIM2_ QUE3 (timer 2 request 3) may be added to the aforementioned 17 request sources, and a new number 17 may be programmed.
And 202, selecting a target request source corresponding to one or more DMA transfer channels from the plurality of request sources according to the number.
Step 102 may be referred to in this step, and is not described in detail in this embodiment.
Optionally, in a new DMA design, for an added new request source, the new request source may be assigned to a corresponding DMA transfer channel. For example, one of the DMA transfer channels may be used to select a new request source based on the number of the new request source, and the new request source serves as an additional target request source of the DMA transfer channel. For example, in step 201, the number 17 may be selected for the DMA transfer channel 3, and the request source TIM2_ QUE3 may become an additional target request source for the DMA transfer channel 3.
And 203, acquiring target data according to the DMA transmission request signal of the target request source.
Step 103 may be referred to in this step, and is not described in detail in this embodiment.
And 204, transmitting the target data through the corresponding DMA transmission channel.
Step 104 may be referred to in this step, and is not described in detail in this embodiment.
205, obtaining the number of times of the DMA transfer channel transferring the target data.
Each time a DMA transfer request is processed, the number of DMA transfers is increased by 1. In one embodiment, a counter may be used to record the number of times the DMA transfer channel transfers the target data. The number may be the sum of the number of times all DMA transfer channels transfer the target data.
And 206, if the number of times is smaller than the preset transmission number threshold, acquiring and processing a new DMA transmission request signal.
A threshold number of transfers for the DMA transfer channel to transfer the target data may be pre-programmed, and when the number of DMA transfers is less than the threshold number of transfers, the request source may wait to initiate a new DMA transfer request. The DMA controller may continuously receive and process new DMA transfer request signals, i.e. when the number of DMA transfers is less than the transfer number threshold, it may return to step 203.
Optionally, the foregoing embodiment may further include:
and 207, if the number of times is greater than or equal to the preset transmission number threshold, ending the DMA transmission.
After multiple DMA transmissions, when the DMA transmission times are larger than a preset transmission time threshold, the DMA transmission is ended, and at the moment, the DMA controller returns the bus control right to the CPU.
In the above embodiments of the present application, numbers are compiled for a plurality of request sources, and the DMA transfer channel selects a target request source from the request sources according to the numbers and transfers data requested by the selected target request source. In the method, each DMA transmission channel can be selected from all request sources, the problem that each channel can only process a fixed request source in the original DMA design is solved, developers do not need to inquire the request source which can be processed by each channel when using the DMA, and the development efficiency of the developers is improved. In addition, when the request source changes, only the new request source needs to be numbered to adapt to the change of the new design, and the request source which can be processed by each DMA channel needs to be redistributed in the traditional method, so that the development cost is increased. The embodiment of the application does not need to redesign the DMA like the traditional method, and the cost of new design is reduced. The execution and end of the DMA transfer may also be controlled by setting a transfer number threshold for the number of times the DMA transfer target data is transferred.
As shown in fig. 5, the DMA transfer apparatus 300 may include a request source numbering module 301, a request source selecting module 302, and a request processing module 303.
A request source numbering module 301, configured to compile numbers for multiple request sources;
a request source selection module 302, configured to select a target request source corresponding to one or more DMA transmission channels from the multiple request sources according to the number;
the request processing module 303 is configured to obtain target data according to the DMA transfer request signal of the target request source, and transfer the target data through a corresponding DMA transfer channel.
In one embodiment, the request source numbering module 301 is further configured to, if a new request source is added, number the new request source;
the request source selecting module 302 is further configured to allocate the new request source to the corresponding DMA transfer channel according to the number of the new request source.
In one embodiment, the DMA transfer apparatus 300 further comprises:
a counting module 304, configured to obtain the number of times that the DMA transfer channel transfers the target data;
the request processing module 303 is further configured to acquire and process a new DMA transfer request signal if the number of times is smaller than a preset transfer number threshold.
In one embodiment, the request processing module 303 is further configured to end the DMA transfer if the number of times is greater than or equal to the preset transfer number threshold.
An embodiment of the present application further provides a DMA controller, and as shown in fig. 6, the DMA controller 400 may include: a memory 401 and a processor 402, wherein the memory 401 stores thereon a computer program, and the computer program, when executed by the processor 402, implements the flow in the DMA transfer method according to the present embodiment.
An embodiment of the present application provides a computer-readable storage medium, on which a computer program is stored, and when the computer program is executed on a computer, the computer is caused to execute the flow in the DMA transmission method provided in this embodiment.
That is, the above description is only an embodiment of the present application, and not intended to limit the scope of the present application, and all equivalent structures or equivalent flow transformations made by using the contents of the specification and the drawings, such as mutual combination of technical features between various embodiments, or direct or indirect application to other related technical fields, are included in the scope of the present application.
Claims (10)
1. A DMA transfer method, comprising:
numbering a plurality of request sources;
selecting a target request source corresponding to one or more DMA transmission channels from the plurality of request sources according to the number;
acquiring target data according to the DMA transmission request signal of the target request source;
and transmitting the target data through a corresponding DMA transmission channel.
2. The DMA transfer method of claim 1, wherein after the selecting a target request source of a corresponding DMA transfer channel from the plurality of request sources according to the number, the method further comprises:
if a new request source is added, numbering the new request source;
and allocating the new request source to a corresponding DMA transmission channel according to the number of the new request source.
3. The DMA transfer method of claim 1, wherein after the transferring the target transfer data through the corresponding DMA transfer channel, the method further comprises:
acquiring the times of the target data transmission of the DMA transmission channel;
and if the times are less than a preset transmission time threshold value, acquiring and processing a new DMA transmission request signal.
4. The DMA transfer method of claim 3, further comprising:
and if the times are greater than or equal to the preset transmission time threshold, ending the DMA transmission.
5. A DMA transfer apparatus, comprising:
the request source numbering module is used for numbering a plurality of request sources;
a request source selection module, configured to select, according to the number, a target request source corresponding to one or more DMA transfer channels from the plurality of request sources;
and the request processing module is used for acquiring target data according to the DMA transmission request signal of the target request source and transmitting the target data through a corresponding DMA transmission channel.
6. The DMA transfer device of claim 5, wherein the request source numbering module is further configured to number a new request source if the new request source is added;
the request source selection module is further configured to allocate the new request source to a corresponding DMA transfer channel according to the number of the new request source.
7. The DMA transfer apparatus of claim 5, further comprising:
the counting module is used for acquiring the times of the DMA transmission channel for transmitting the target data;
and the request processing module is further used for acquiring and processing a new DMA transmission request signal if the number of times is smaller than a preset transmission number threshold.
8. The DMA transfer device of claim 7, wherein the request processing module is further configured to end the DMA transfer if the number of times is greater than or equal to the preset number of transfer times threshold.
9. A DMA controller, characterized in that the DMA controller comprises: memory and a processor, wherein the memory has stored thereon a computer program which, when executed by the processor, carries out the steps of the DMA transfer method according to any of claims 1 to 4.
10. A readable storage medium, characterized in that the readable storage medium has stored thereon a computer program which, when being executed by a processor, carries out the steps of the DMA transfer method according to any one of claims 1 to 4.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110707703.8A CN113434441B (en) | 2021-06-24 | 2021-06-24 | DMA transmission method, device, controller and readable storage medium |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110707703.8A CN113434441B (en) | 2021-06-24 | 2021-06-24 | DMA transmission method, device, controller and readable storage medium |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN113434441A true CN113434441A (en) | 2021-09-24 |
| CN113434441B CN113434441B (en) | 2024-06-28 |
Family
ID=77755346
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202110707703.8A Active CN113434441B (en) | 2021-06-24 | 2021-06-24 | DMA transmission method, device, controller and readable storage medium |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN113434441B (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN115658571A (en) * | 2022-11-16 | 2023-01-31 | 浪潮电子信息产业股份有限公司 | Data transmission method, device, electronic equipment and medium |
Citations (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS61131153A (en) * | 1984-11-30 | 1986-06-18 | Toshiba Corp | Dma transfer control system |
| US5555433A (en) * | 1994-06-13 | 1996-09-10 | Xerox Corporation | Circuit for interfacing data busses |
| JP2002024157A (en) * | 2000-07-07 | 2002-01-25 | Matsushita Electric Ind Co Ltd | Method and device for processing dma |
| JP2003208397A (en) * | 2002-01-11 | 2003-07-25 | Canon Inc | Digital circuit |
| CN101034383A (en) * | 2007-04-24 | 2007-09-12 | 北京中星微电子有限公司 | DMA controller and transmit method for implementing software/hardware reusing |
| CN104750639A (en) * | 2015-04-09 | 2015-07-01 | 东南大学 | Enhanced DMA controller based on AMBA bus |
| CN107070795A (en) * | 2016-01-14 | 2017-08-18 | 赛灵思公司 | Channel selecting in multichannel exchange network |
| CN112199309A (en) * | 2020-10-10 | 2021-01-08 | 北京泽石科技有限公司 | Data reading method and device based on DMA engine and data transmission system |
| CN112765059A (en) * | 2021-01-20 | 2021-05-07 | 苏州浪潮智能科技有限公司 | DMA (direct memory access) equipment based on FPGA (field programmable Gate array) and DMA data transfer method |
-
2021
- 2021-06-24 CN CN202110707703.8A patent/CN113434441B/en active Active
Patent Citations (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS61131153A (en) * | 1984-11-30 | 1986-06-18 | Toshiba Corp | Dma transfer control system |
| US5555433A (en) * | 1994-06-13 | 1996-09-10 | Xerox Corporation | Circuit for interfacing data busses |
| JP2002024157A (en) * | 2000-07-07 | 2002-01-25 | Matsushita Electric Ind Co Ltd | Method and device for processing dma |
| JP2003208397A (en) * | 2002-01-11 | 2003-07-25 | Canon Inc | Digital circuit |
| CN101034383A (en) * | 2007-04-24 | 2007-09-12 | 北京中星微电子有限公司 | DMA controller and transmit method for implementing software/hardware reusing |
| CN104750639A (en) * | 2015-04-09 | 2015-07-01 | 东南大学 | Enhanced DMA controller based on AMBA bus |
| CN107070795A (en) * | 2016-01-14 | 2017-08-18 | 赛灵思公司 | Channel selecting in multichannel exchange network |
| CN112199309A (en) * | 2020-10-10 | 2021-01-08 | 北京泽石科技有限公司 | Data reading method and device based on DMA engine and data transmission system |
| CN112765059A (en) * | 2021-01-20 | 2021-05-07 | 苏州浪潮智能科技有限公司 | DMA (direct memory access) equipment based on FPGA (field programmable Gate array) and DMA data transfer method |
Non-Patent Citations (1)
| Title |
|---|
| 吴思博;于宗光;: "基于CoreConnect总线的DMA控制器设计", 半导体技术, no. 01, pages 2 * |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN115658571A (en) * | 2022-11-16 | 2023-01-31 | 浪潮电子信息产业股份有限公司 | Data transmission method, device, electronic equipment and medium |
| CN115658571B (en) * | 2022-11-16 | 2023-02-28 | 浪潮电子信息产业股份有限公司 | Data transmission method, device, electronic equipment and medium |
Also Published As
| Publication number | Publication date |
|---|---|
| CN113434441B (en) | 2024-06-28 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4868742A (en) | Input/output bus for system which generates a new header parcel when an interrupted data block transfer between a computer and peripherals is resumed | |
| EP0165600A2 (en) | Input/output bus for computer | |
| CN113468084B (en) | A Multi-mode DMA Data Transmission System | |
| EP0383475A2 (en) | Shared resource arbitration | |
| KR930009063B1 (en) | High-speed bus and data transfer method with virtual memory data transfer capability | |
| CN101937412B (en) | System on chip and access method thereof | |
| JPH10507023A (en) | Shared memory system | |
| CN1279790A (en) | Fast 16-bit transaction I/O bus | |
| CN1279786A (en) | System and method of flow control for high speed bus | |
| CN117112465B (en) | DMA scheduler, method, system on chip, electronic component and equipment | |
| CN110188059A (en) | The flow control type FIFO buffer structure and method of the unified configuration of data valid bit | |
| CN118550857B (en) | Data transmission method, device, electronic device and storage medium | |
| CN111290983A (en) | USB transmission equipment and transmission method | |
| CN113434441B (en) | DMA transmission method, device, controller and readable storage medium | |
| US20230153153A1 (en) | Task processing method and apparatus | |
| US20080066088A1 (en) | Method for improving the communication of the human interface device | |
| EP1187029B1 (en) | Peripheral component interconnect arbiter implementation with dynamic priority scheme | |
| KR102303424B1 (en) | Direct memory access control device for at least one processing unit having a random access memory | |
| KR102360214B1 (en) | Scheduling method of system on chip including real-time shared interface | |
| EP0479229B1 (en) | Minimum contention multiprocessor dual bus system | |
| CN116304234A (en) | Data matching method, processing method, device, electronic equipment and storage medium | |
| CN1234550B (en) | Input/output bus system | |
| EP1069734B1 (en) | Distributed service request bus using tokens to resolve collisions | |
| US5797040A (en) | Computer system having system bus which couples adapter and processing units and requires acquisition for data transmission thereover | |
| US6609188B1 (en) | Data flow processor |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |