CN113094319A - System and method for synchronously controlling one-way data transmission between two hosts - Google Patents
System and method for synchronously controlling one-way data transmission between two hosts Download PDFInfo
- Publication number
- CN113094319A CN113094319A CN202110321545.2A CN202110321545A CN113094319A CN 113094319 A CN113094319 A CN 113094319A CN 202110321545 A CN202110321545 A CN 202110321545A CN 113094319 A CN113094319 A CN 113094319A
- Authority
- CN
- China
- Prior art keywords
- data
- single chip
- chip microcomputer
- data transmission
- usb interface
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/38—Information transfer, e.g. on bus
- G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
- G06F13/4282—Bus transfer protocol, e.g. handshake; Synchronisation on a serial bus, e.g. I2C bus, SPI bus
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2213/00—Indexing scheme relating to interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F2213/0042—Universal serial bus [USB]
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Information Transfer Systems (AREA)
Abstract
The invention discloses a system and a method for synchronously controlling one-way data transmission between two hosts, wherein the system comprises a first singlechip connected with a data receiving host through a USB interface and a USB line, and a second singlechip connected with a data sending host through the USB interface and the USB line; the two singlechips are connected through a data transmission line; when the system is initialized, the two single-chip microcomputers are synchronously initialized through the reverse control signal line to determine the upper limit of the writing speed of data packet transmission, so that the data transmission host and the data receiving host can be ensured to be synchronous in transmission and reception while the complete unidirectional transmission of data is realized. On the basis of ensuring data synchronization, unidirectional data transmission capable of error correction is easier to realize between a data transmitter and a receiver.
Description
Technical Field
The invention belongs to the technical field of information security, relates to data unidirectional transmission, and particularly relates to unidirectional data transmission synchronization and data content error control between two hosts.
Background
With the continuous development of internet technology, computer networks play more and more important roles in various fields in people's social life, and the dependence of people on computer networks is increasingly deepened. The wide application of network technology enables information exchange and sharing among computers. However, in some specific application environments, the exchange and sharing of data on a network may require special provisions to be followed: for computer systems in a security domain at a certain level of privacy, one-way data transfer is an important part of computer network security. Secure unidirectional data transmission requires that data be transmitted without reverse signaling.
At present, unidirectional data transmission is mainly applied between two hosts, namely a sending end host and a receiving end host, and the unidirectional data transmission limiting condition causes that the synchronization of data transmission and data content error control cannot be realized by a mechanism of sending-receiving-confirming during unidirectional data transmission, which causes the problems of poor image display quality and the like; therefore, synchronization and error control of data transmission and reception sides in unidirectional data transmission are a crucial issue that hinders the development of unidirectional data transmission in the field of information security. The completely unidirectional data transmission channel does not allow a signal transmission channel or line from the data receiving side to the data sending side during data transmission. Generally, a speed synchronization mechanism between a data sending party and a data receiving party is needed for correct data transmission, a retransmission mechanism of a missing packet and an error packet is needed, such synchronization and error control are needed, a data receiving party feeds back a received data packet condition to the data sending party, and the sending party controls the sending speed or resends some data packets according to feedback information. However, the completely unidirectional data transmission channel does not allow a signal feedback channel or line from the data receiving side to the data transmitting side during data transmission. Thus, for each data transmission, the data sender cannot know whether the data receiver successfully receives the data, and cannot ensure whether the data in front is covered by the data in the back because the data is not read in time by the receiver. In addition, the data sender cannot know whether the data has errors in the transmission process and needs to be retransmitted.
The USB interface is a commonly deployed computer I/O interface. The one-way data transmission channel is realized by utilizing the USB interface, and the advantages of convenience and high cost performance are achieved. CN107517222A discloses a unidirectional transmission device and method based on USB interface, the unidirectional transmission device based on USB interface includes a first main control chip and a second main control chip with the model of USB3380, the USB interface of the first main control chip is connected with the USB interface of a sending host, the USB interface of the second main control chip is connected with the USB interface of a receiving host, and the first main control chip and the second main control chip are bridged through PCI-Express interface. The first main control chip and the second main control chip are configured to be capable of transmitting data from the first main control chip to the second main control chip only in a one-way mode, and the configuration of the environmental parameters of the first main control chip and the second main control chip comprises the steps of setting a register of a relevant working mode, allocating and initializing a sending and receiving buffer area, initializing a data receiving address and establishing the condition of receiving and sending of a USB interface. According to the unidirectional transmission device based on the USB interface, the received USB commands are disassembled and analyzed one by one through the main control chip, all data information is blocked from flowing back, communication handshake is cut off from the bottommost layer, unidirectional transmission without feedback is formed, and physical isolation is achieved. However, if the data receiving speed of the receiving host is lower than that of the sending host, the above-indicated sending host and receiving host are difficult to realize the sending and receiving synchronization, so that the data loss is easily caused; meanwhile, the technology does not consider how to realize error correction when data transmission errors occur in the transmission process.
In summary, in the process of unidirectional data transmission, it is of great application significance to modify the original USB interface for bidirectional communication into a data transmission channel with synchronization and error control functions.
Disclosure of Invention
Aiming at the problems of poor synchronization effect of one-way data transmission between two hosts and easy error in data transmission in the prior art, the invention aims to provide a one-way data transmission synchronization control system between two hosts based on a USB interface, which can meet the requirement of complete one-way transmission in the data transmission process between the two hosts and can further solve the problems of data transmission synchronization and error control.
Another objective of the present invention is to provide a method for controlling synchronization of unidirectional data transmission between two hosts.
The invention provides a unidirectional data transmission synchronous control system between two hosts, which comprises: the first singlechip is connected with the data receiving host through a USB interface and a USB line, and the second singlechip is connected with the data sending host through a USB interface and a USB line;
the first single chip microcomputer is connected with the second single chip microcomputer through a data transmission line; the data transmission line at least comprises two lines which are used as reverse control signal lines during system initialization;
when the control system is initialized, the first single chip microcomputer sends a plurality of given data blocks to the second single chip microcomputer through a reverse control signal line, the second single chip microcomputer determines the maximum interval time for sending the data blocks by the first single chip microcomputer according to the received data blocks, and the maximum interval time is used as the upper limit of the data packet writing speed for sending the data packets to the first single chip microcomputer by the second single chip microcomputer;
in the data transmission process of the control system, the second single chip microcomputer sends the data packet received from the data sending host computer through the USB interface to the first single chip microcomputer according to the write-in speed upper limit determined in the initialization process, and the first single chip microcomputer sends the received data packet to the data receiving host computer through the USB interface, so that the data sending and receiving synchronization between the data sending host computer and the data receiving host computer is ensured.
In the above one-way data transmission synchronous control system between the two hosts, the data sending host and the data receiving host are both computers in a broad sense.
In the system for synchronously controlling the one-way data transmission between the two hosts, the first singlechip configuration comprises a first central processing unit, a first USB interface, a first buffer area, a first group of data interfaces and a first internal bus; the second singlechip configuration comprises a second central processing unit, a second USB interface, a second buffer area, a data packet interval storage unit, a second group of data interfaces and a second internal bus; the first central processing unit and the second central processing unit are respectively used for controlling the initialization of the configuration of the first single chip microcomputer and the configuration of the second single chip microcomputer, determining the upper limit of the writing speed of the data packet and transmitting data; the first USB interface is connected with the data receiving host through a first USB line, and the second USB interface is connected with the data sending host through a second USB line; the first buffer area and the second buffer area are respectively used for storing data, the first buffer area stores a data block group and a corresponding data block pointer which are used for system initialization, and the data block group is composed of a plurality of data blocks with given sizes; the first group of data interfaces are connected with the second group of data interfaces through data transmission lines; the data packet interval storage unit is used for storing the upper limit of the writing speed of the data packet; the first central processing unit, the first USB interface, the first buffer area and the first group of data interfaces in the first singlechip are mutually subjected to signal or data transmission through a first internal bus; and a second central processing unit, a second USB interface, a second buffer area, a data packet interval storage unit and the first group of data interfaces in the second singlechip are in signal or data transmission through a second internal bus.
In the above one-way data transmission synchronous control system between two hosts, in order to increase the data transmission rate, the data transmission line is a high-speed data transmission line.
The invention further provides a method for synchronously controlling the unidirectional data transmission between the two hosts, which uses the provided control system to operate according to the following steps:
s1 the first single chip microcomputer and the second single chip microcomputer are initialized synchronously, and the method comprises the following steps:
the first singlechip of S11 sets two lines CTL1 and CTL2 as reverse control signal lines as signal outputs; the second singlechip sets two lines CTL1 and CTL2 as reverse control signal lines as signal inputs;
the S12 first single chip sets the data interface connected with the CTL1 to be high level and sets the data interface connected with the CTL2 to be low level;
s13, the data receiving host reads a plurality of data blocks stored by the first singlechip; after the data receiving host reads one data block, the first single chip microcomputer moves the data block pointer to the next data block, and pulls the CTL2 to be at a high level and then immediately pulls the CTL2 to be at a low level;
s14 the second single chip detects CTL1 and CTL2 level signals in real time, when the continuous high level of CTL1 is met and the CTL2 jumps from the low level to the high level signal, the time is recorded until the data receiving host finishes reading a plurality of data blocks;
s15 the second single chip computer calculates the interval of two adjacent recording time in the step S14, the obtained maximum time interval is used as the upper limit of the writing speed of the second single chip computer for sending the data packet to the first single chip computer, and the data packet is stored;
s16, the first single chip sets the data interface connected with the data transmission line as the input pin, and the second single chip sets the data interface connected with the data transmission line as the output pin;
s2 uses the first single chip and the second single chip to transmit data in one way
According to the upper limit of the writing speed of the data packet determined in the step S1, the second single chip transmits the data packet from the data receiving host received through the second USB interface to the first single chip, and the first single chip further transmits the received data packet to the data receiving host through the first USB interface, thereby completing the unidirectional transmission of the data packet.
In the above method for controlling the synchronization of the unidirectional data transmission between the two hosts, in order to enable the data receiving host to correct errors occurring during the data transmission process, both the data sending host and the data receiving host may use error correction coding or continuously and repeatedly send multiple copies per data packet to solve the problem, which may be implemented by conventional means disclosed in the art.
The system and the method for synchronously controlling the one-way data transmission between the two hosts have the following beneficial effects:
(1) the data transmission host and the data receiving host are respectively connected with the two single-chip microcomputers through USB interfaces, and the two single-chip microcomputers are connected through a data transmission line; when the system is initialized, the two single-chip microcomputers are synchronously initialized through the reverse control signal line to determine the upper limit of the writing speed of data packet transmission, so that the transmission and the receiving of the data transmission host and the data receiving host can be ensured to be synchronous while the complete unidirectional transmission of data is realized, and the reliability of unidirectional data transmission is improved.
(2) On the basis of realizing the one-way data transmission synchronization between the two hosts, the invention further combines a data error correction method (for example, error correction coding or data continuous retransmission and the like), can better realize the error control of the one-way transmission data between the two hosts, and further improves the reliability of the one-way data transmission.
(3) The invention is based on the USB interface to reform the synchronous control system with the functions of one-way data transmission synchronization and error control, has high transmission speed and high cost performance, is suitable for popularization and use in the field of network information security, and has very good market prospect.
Drawings
FIG. 1 is a diagram of a system for controlling synchronization of unidirectional data transmission between two hosts.
Detailed Description
The technical solutions of the embodiments of the present invention are clearly and completely described with reference to the accompanying drawings, and it is obvious that the described embodiments are only a part of the embodiments of the present invention, and not all embodiments. All other embodiments, which can be derived by a person skilled in the art from the embodiments given herein without making any creative effort, belong to the present invention.
Example 1
The system for synchronously controlling one-way data transmission between two hosts provided by this embodiment, as shown in fig. 1, includes a first single chip connected to a data receiving host via a USB interface and a USB line, and a second single chip connected to a data sending host via a USB interface and a USB line.
In this embodiment, the data sending host and the data receiving host are both computers.
In this embodiment, the first single chip microcomputer and the second single chip microcomputer are CYUSB3014 chips of cypres. The first singlechip configuration comprises a first central processing unit (first CPU), a first USB interface, a first buffer area, a first group of data interfaces and a first internal bus; the second single chip microcomputer configuration comprises a second central processing unit (second CPU), a second USB interface, a second buffer area, a data packet interval storage unit, a second group of data interfaces and a second internal bus. The first central processing unit (first CPU) and the second central processing unit (second CPU) are respectively used for controlling the initialization of the configuration of the first single chip microcomputer and the configuration of the second single chip microcomputer, determining the upper limit of the writing speed of the data packet and transmitting data. The first USB interface is connected with the data receiving host through a first USB line, and the second USB interface is connected with the data sending host through a second USB line. The first buffer area and the second buffer area are respectively used for storing data, the first buffer area stores a data block group used for system initialization and a corresponding data block pointer, the data block group is composed of a plurality of data blocks with given sizes, and the data block pointer is used for tracking the next data block to be processed. The two sets of data interfaces are connected via a high-speed data transmission line. In this embodiment, the high-speed data transmission line includes 32 lines, two of which are used as the reverse control signal lines CTL1 and CTL2 (the corresponding data interfaces in the first set of data interfaces and the second set of data interfaces are GPIO interfaces, and the remaining interfaces are HSPI interfaces) during system initialization, and these two lines are reused as a part of the high-speed data transmission line after system initialization. The data packet interval storage unit is used for storing the upper limit of the writing speed of the data packet. The first central processing unit, the first USB interface, the first buffer area and the first group of data interfaces in the first singlechip are mutually subjected to signal or data transmission through a first internal bus. And a second central processing unit, a second USB interface, a second buffer area, a data packet interval storage unit and the first group of data interfaces in the second singlechip are mutually subjected to signal or data transmission through a second internal bus.
The one-way data transmission synchronization control system between the two hosts can realize the transmission and receiving synchronization of feedback-free data transmission between the two hosts and simultaneously ensure the error-free data transmission, and comprises the following steps:
s1 the first single chip microcomputer and the second single chip microcomputer are initialized synchronously.
After the configuration parameters of the first single chip microcomputer and the second single chip microcomputer are initialized conventionally, in order to realize synchronous control of data transmission between the first single chip microcomputer and the second single chip microcomputer, the first single chip microcomputer and the second single chip microcomputer need to be initialized synchronously, so that an upper limit of a writing speed of data packet transmission between the first single chip microcomputer and the second single chip microcomputer is obtained. The synchronous initialization operation of the first single-chip microcomputer and the second single-chip microcomputer comprises the following steps:
the first CPU of the S11 first one-chip microcomputer sets two lines CTL1 and CTL2 as reverse control signal lines as signal outputs; the second CPU of the second one-chip microcomputer sets two lines CTL1 and CTL2 as reverse control signal lines as signal inputs.
S12, the first CPU of the first singlechip sets the data interface connected with the CTL1 to be at high level and sets the data interface connected with the CTL2 to be at low level; the high level is "1" and the low level is "0".
S13 the data receiving host reads a plurality of data blocks of the data block group stored in the first buffer of the first singlechip; after the data receiving host reads one data block, the first CPU of the first single chip microcomputer moves the data block pointer to the next data block, and pulls CTL2 to be high level and then immediately pulls back to be low level.
In this embodiment, the data block group of the first buffer of the first mcu includes n consecutive data blocks (where n is 10) with a size of 1 k. The data receiving host continuously reads n data blocks. The data receiving host reads n continuous data blocks of the data block group stored in the first buffer area of the first singlechip; the purpose of storing the data block in the first cache region of the first single chip microcomputer is to assist the synchronous initialization of the first single chip microcomputer and the second single chip microcomputer, the size and the content of the data block are not important points protected by the invention, and a person skilled in the art can set the data block according to requirements; similarly, how the data receiving host processes the received data block is not the key point of the protection of the present invention, and those skilled in the art can process the received data block according to the conventional means or set the data block by themselves according to the needs. After the data receiving host reads one data block, the first CPU of the first single chip microcomputer moves the data block pointer to the next data block, and pulls CTL2 to be high level and then immediately pulls back to be low level.
And S14, detecting the CTL1 and CTL2 level signals in real time by the second CPU of the second singlechip, and recording time until the data receiving host finishes reading the data blocks in the data block group after the CTL1 continuously high level is met and the CTL2 jumps from low level to high level signals are obtained.
In this embodiment, taking the data receiving host reading the first data block as an example, when the second CPU of the second chip detects that CTL1 is high and CTL2 jumps from low to high, the time t is recorded1. The second CPU of the second singlechip continuously detects CTL1 and CTL2 level signals until the data receiving host finishes reading the data blocks in the data block group to obtain n recording times t1,t2,…,tn。
S15 the second CPU of the second SCM calculates the interval of the two adjacent recording time in step S14, takes the obtained maximum time interval as the upper limit of the writing speed of the second SCM for sending the data packet to the first SCM, and stores the data packet to the data packet interval storage unit;
in this embodiment, the second CPU of the second single chip microcomputer utilizes t1,t2,…,tnCalculating the reading time interval t of each adjacent data blockk+1-tkAnd (k is 1, …, n-1), and the largest one is taken as the interval time for sending the data packet, namely the upper limit of the writing speed of the data packet sent by the second singlechip to the first singlechip.
S16, the first single chip sets the data interface connected with the data transmission line as the input pin, and the second single chip sets the data interface connected with the data transmission line as the output pin.
Finally, the first single chip microcomputer sets the interfaces (GPIO + HSPI) connected to CTL1, CTL2 and all other data transmission lines as input pins. The second singlechip sets the interfaces (GPIO + HSPI) connected to CTL1, CTL2, and all other data transmission lines as output pins.
Therefore, synchronous initialization of the first single chip microcomputer and the second single chip microcomputer is completed, and a system data packet transmission mode is entered.
S2 uses the first single chip and the second single chip to transmit data in one way
According to the upper limit of the writing speed of the data packet determined in the step S1, the second CPU of the second single chip transmits the data packet from the data receiving host received through the second USB interface to the first single chip at a data transmission speed not exceeding the upper limit of the writing speed of the data packet, and the first CPU of the first single chip further transmits the received data packet to the data receiving host through the first USB interface, thereby completing the unidirectional transmission of the data packet.
In order to enable the data receiving host to correct errors occurring during data transmission, the data sending host and the data receiving host can both adopt the following two data error correction methods to control errors of data transmitted in one direction between the two hosts:
(1) the specific implementation modes of the error correction code-based adaptive packet loss recovery method, the computing device and the storage medium disclosed in CN110855400A, the data transmission device, the data transmitting and receiving apparatus and the data transmission system disclosed in CN101312387A, and the like can be referred to.
(2) The data transmitting host continuously and repeatedly transmits a plurality of copies of the data to be transmitted (for example, repeatedly transmits each data packet three times) to correct the transmitted data and control the errors of the data transmitted in one direction.
It will be appreciated by those of ordinary skill in the art that the embodiments described herein are intended to assist the reader in understanding the principles of the invention and are to be construed as being without limitation to such specifically recited embodiments and examples. Those skilled in the art can make various other specific changes and combinations based on the teachings of the present invention without departing from the spirit of the invention, and these changes and combinations are within the scope of the invention.
Claims (8)
1. A one-way data transmission synchronization control system between two hosts is characterized by comprising: the first singlechip is connected with the data receiving host through a USB interface and a USB line, and the second singlechip is connected with the data sending host through a USB interface and a USB line;
the first single chip microcomputer is connected with the second single chip microcomputer through a data transmission line; the data transmission line at least comprises two lines which are used as reverse control signal lines during system initialization;
when the control system is initialized, the first single chip microcomputer sends a plurality of given data blocks to the second single chip microcomputer through a reverse control signal line, the second single chip microcomputer determines the maximum interval time for sending the data blocks by the first single chip microcomputer according to the received data blocks, and the maximum interval time is used as the upper limit of the data packet writing speed for sending the data packets to the first single chip microcomputer by the second single chip microcomputer;
in the data transmission process of the control system, the second single chip microcomputer sends the data packet received from the data sending host computer through the USB interface to the first single chip microcomputer according to the write-in speed upper limit determined in the initialization process, and the first single chip microcomputer sends the received data packet to the data receiving host computer through the USB interface, so that the data sending and receiving synchronization between the data sending host computer and the data receiving host computer is ensured.
2. A synchronous control system for one-way data transmission between two hosts as claimed in claim 1, wherein said data sending host and said data receiving host are both computers.
3. The system of claim 1, wherein the first single-chip microcomputer comprises a first central processing unit, a first USB interface, a first buffer, and a first set of data interfaces; the second singlechip configuration comprises a second central processing unit, a second USB interface, a second buffer area, a data packet interval storage unit and a second group of data interfaces; the first central processing unit and the second central processing unit are respectively used for controlling the initialization of the configuration of the first single chip microcomputer and the configuration of the second single chip microcomputer, determining the upper limit of the writing speed of the data packet and transmitting data; the first USB interface is connected with the data receiving host through a first USB line, and the second USB interface is connected with the data sending host through a second USB line; the first buffer area and the second buffer area are respectively used for storing data; the first group of data interfaces are connected with the second group of data interfaces through data transmission lines; the data packet interval storage unit is used for storing the upper limit of the writing speed of the data packet.
4. A system for controlling synchronization of data transmission between two hosts according to claim 3, wherein said first buffer stores data block groups for system initialization and corresponding data block pointers, the data block groups being composed of data blocks of a given size.
5. The system of claim 3, wherein the first central processing unit, the first USB interface, the first buffer area, and the first set of data interfaces of the first single chip transmit signals or data via a first internal bus; and a second central processing unit, a second USB interface, a second buffer area, a data packet interval storage unit and the first group of data interfaces in the second singlechip are in signal or data transmission through a second internal bus.
6. A synchronous control system for one-way data transmission between two hosts according to any of claims 1 to 5, characterized in that the data transmission line is a high speed data transmission line in order to increase the data transmission rate.
7. A method of controlling synchronisation of unidirectional data transmission between two hosts, characterised in that the control system provided in any one of claims 1 to 6 is arranged to operate in accordance with the following steps:
s1 the first single chip microcomputer and the second single chip microcomputer are initialized synchronously, and the method comprises the following steps:
the first singlechip of S11 sets two lines CTL1 and CTL2 as reverse control signal lines as signal outputs; the second singlechip sets two lines CTL1 and CTL2 as reverse control signal lines as signal inputs;
the S12 first single chip sets the data interface connected with the CTL1 to be high level and sets the data interface connected with the CTL2 to be low level;
s13, the data receiving host reads a plurality of data blocks stored by the first singlechip; after the data receiving host reads one data block, the first single chip microcomputer moves the data block pointer to the next data block, and pulls the CTL2 to be at a high level and then immediately pulls the CTL2 to be at a low level;
s14 the second single chip detects CTL1 and CTL2 level signals in real time, when the continuous high level of CTL1 is met and the CTL2 jumps from the low level to the high level signal, the time is recorded until the data receiving host finishes reading a plurality of data blocks;
s15 the second single chip computer calculates the interval of two adjacent recording time in the step S14, the obtained maximum time interval is used as the upper limit of the writing speed of the second single chip computer for sending the data packet to the first single chip computer, and the data packet is stored;
s16, the first single chip sets the data interface connected with the data transmission line as the input pin, and the second single chip sets the data interface connected with the data transmission line as the output pin;
s2 uses the first single chip and the second single chip to transmit data in one way
According to the upper limit of the writing speed of the data packet determined in the step S1, the second single chip transmits the data packet from the data receiving host received through the second USB interface to the first single chip, and the first single chip further transmits the received data packet to the data receiving host through the first USB interface, thereby completing the unidirectional transmission of the data packet.
8. A method as claimed in claim 7, wherein the data transmitting host and the data receiving host both use error correction coding or multiple copies are transmitted in succession per data packet to control errors in the data transmitted between the data transmitting host and the data receiving host.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110321545.2A CN113094319B (en) | 2021-03-25 | 2021-03-25 | System and method for synchronously controlling one-way data transmission between two hosts |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN202110321545.2A CN113094319B (en) | 2021-03-25 | 2021-03-25 | System and method for synchronously controlling one-way data transmission between two hosts |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN113094319A true CN113094319A (en) | 2021-07-09 |
| CN113094319B CN113094319B (en) | 2022-11-25 |
Family
ID=76669642
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN202110321545.2A Active CN113094319B (en) | 2021-03-25 | 2021-03-25 | System and method for synchronously controlling one-way data transmission between two hosts |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN113094319B (en) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN114047714A (en) * | 2021-09-27 | 2022-02-15 | 中天海洋系统有限公司 | Multiprocessor cooperative control system and method |
Citations (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2003058946A2 (en) * | 2001-12-24 | 2003-07-17 | Silicon Image, Inc. | Method and system for video and auxiliary data transmission over a serial link |
| CN1564142A (en) * | 2004-03-18 | 2005-01-12 | 上海交通大学 | Data separation switching transmitting method based on USB bus |
| CN1645788A (en) * | 2004-01-20 | 2005-07-27 | 夏普株式会社 | Data transmission apparatus and data transmission method |
| CN101335785A (en) * | 2007-06-28 | 2008-12-31 | 王忱 | Telephone data terminal system and data automatic transmission method thereof |
| CN101662823A (en) * | 2008-08-29 | 2010-03-03 | 株式会社瑞萨科技 | Semiconductor integrated circuit and circuit operation method |
| JP2011023998A (en) * | 2009-07-16 | 2011-02-03 | Cyber Creative Institute Co Ltd | One-way fluctuation delay time estimating method and apparatus thereof |
| CN102411681A (en) * | 2011-04-12 | 2012-04-11 | 苏州君嬴电子科技有限公司 | One-way data transmission device and communication method |
| CN108712235A (en) * | 2018-05-29 | 2018-10-26 | 北京光润通科技发展有限公司 | A kind of unidirectional feedback-less transmission method |
| CN111052239A (en) * | 2017-10-10 | 2020-04-21 | 美光科技公司 | Apparatus and method for parallel I/O operations in memory |
| CN112019448A (en) * | 2020-10-29 | 2020-12-01 | 北京安盟信息技术股份有限公司 | Reliability control method and system based on unidirectional data transmission |
-
2021
- 2021-03-25 CN CN202110321545.2A patent/CN113094319B/en active Active
Patent Citations (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2003058946A2 (en) * | 2001-12-24 | 2003-07-17 | Silicon Image, Inc. | Method and system for video and auxiliary data transmission over a serial link |
| CN1645788A (en) * | 2004-01-20 | 2005-07-27 | 夏普株式会社 | Data transmission apparatus and data transmission method |
| CN1564142A (en) * | 2004-03-18 | 2005-01-12 | 上海交通大学 | Data separation switching transmitting method based on USB bus |
| CN101335785A (en) * | 2007-06-28 | 2008-12-31 | 王忱 | Telephone data terminal system and data automatic transmission method thereof |
| CN101662823A (en) * | 2008-08-29 | 2010-03-03 | 株式会社瑞萨科技 | Semiconductor integrated circuit and circuit operation method |
| JP2011023998A (en) * | 2009-07-16 | 2011-02-03 | Cyber Creative Institute Co Ltd | One-way fluctuation delay time estimating method and apparatus thereof |
| CN102411681A (en) * | 2011-04-12 | 2012-04-11 | 苏州君嬴电子科技有限公司 | One-way data transmission device and communication method |
| CN111052239A (en) * | 2017-10-10 | 2020-04-21 | 美光科技公司 | Apparatus and method for parallel I/O operations in memory |
| CN108712235A (en) * | 2018-05-29 | 2018-10-26 | 北京光润通科技发展有限公司 | A kind of unidirectional feedback-less transmission method |
| CN112019448A (en) * | 2020-10-29 | 2020-12-01 | 北京安盟信息技术股份有限公司 | Reliability control method and system based on unidirectional data transmission |
Non-Patent Citations (2)
| Title |
|---|
| MARIO FLAJSLIK等: ""Network Interface Design for Low Latency Request-Response Protocols"", 《USENIX ANNUAL TECHNICAL CONFERENCE》 * |
| 刘永富等: ""网络信息安全无反馈单向传输系统的设计与实现"", 《计算机安全》 * |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN114047714A (en) * | 2021-09-27 | 2022-02-15 | 中天海洋系统有限公司 | Multiprocessor cooperative control system and method |
Also Published As
| Publication number | Publication date |
|---|---|
| CN113094319B (en) | 2022-11-25 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7328399B2 (en) | Synchronous serial data communication bus | |
| US4852127A (en) | Universal protocol data receiver | |
| CN102724122B (en) | Reliable serial port transmission method and device based on hardware system | |
| US20080313240A1 (en) | Method for Creating Data Transfer Packets With Embedded Management Information | |
| CN103141050B (en) | Data packet retransmission method and node in quick path interconnect system | |
| CN103188059A (en) | Method, device and system for data packet retransmission in quick path interconnect system | |
| EP1471434B1 (en) | Information transfer protocol | |
| US20240427724A1 (en) | Spread spectrum clock negotiation method, and peripheral component interconnect express device and system | |
| CN111211863B (en) | MAC transmitting terminal, MAC receiving terminal and circuit, FPGA chip and data transmission system | |
| JP2000101670A (en) | Interface unit for communication device | |
| CN113094319B (en) | System and method for synchronously controlling one-way data transmission between two hosts | |
| CN102546033A (en) | Multimachine communication device achieved by adopting pulse modulation combined with serial port mode | |
| CN110677220A (en) | RDMA (remote direct memory Access) message mechanism based on multi-track redundant response and implementation device thereof | |
| CN111352887B (en) | PCI bus-to-configurable frame length serial bus adaptation and transmission method | |
| US20070011333A1 (en) | Automated serial protocol initiator port transport layer retry mechanism | |
| CN109144937B (en) | High-reliability transmission method for multi-path serial port | |
| US5721891A (en) | Detection of N length bit serial communication stream | |
| CN110099028B (en) | Serial port data transmission method and device | |
| CN104426866B (en) | A kind of data transmission method and device | |
| CN101183948A (en) | Ethernet serial port driving unit and method of transmitting data flow when performing narrowband dialing | |
| US8270611B2 (en) | System and method for communicating with a key variable loader (KVL) using a standard universal asynchronous receiver transmitter (UART) peripheral | |
| TW202311971A (en) | Method for data processing of an interconnection protocol, controller, and storage device | |
| CN101989250A (en) | Serial communication method and system | |
| CN108614786B (en) | Channel management circuit based on message service type | |
| CN113572569B (en) | Transmission rate switching method and related device |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| GR01 | Patent grant | ||
| GR01 | Patent grant |