[go: up one dir, main page]

CN113076140B - A GPIO configuration detection method, device and server - Google Patents

A GPIO configuration detection method, device and server Download PDF

Info

Publication number
CN113076140B
CN113076140B CN202110322679.6A CN202110322679A CN113076140B CN 113076140 B CN113076140 B CN 113076140B CN 202110322679 A CN202110322679 A CN 202110322679A CN 113076140 B CN113076140 B CN 113076140B
Authority
CN
China
Prior art keywords
logic
gpio
detection
pin
bios
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202110322679.6A
Other languages
Chinese (zh)
Other versions
CN113076140A (en
Inventor
罗鹏芳
杨少俊
王兵
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shandong Yingxin Computer Technology Co Ltd
Original Assignee
Shandong Yingxin Computer Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shandong Yingxin Computer Technology Co Ltd filed Critical Shandong Yingxin Computer Technology Co Ltd
Priority to CN202110322679.6A priority Critical patent/CN113076140B/en
Publication of CN113076140A publication Critical patent/CN113076140A/en
Application granted granted Critical
Publication of CN113076140B publication Critical patent/CN113076140B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44Arrangements for executing specific programs
    • G06F9/4401Bootstrapping
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/22Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/2289Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing by configuration test

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Quality & Reliability (AREA)
  • Computer Security & Cryptography (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
  • Stored Programmes (AREA)

Abstract

The invention discloses a GPIO configuration detection method, a device and a server, which are characterized in that each GPIO and hardware are initialized; after initialization, sequentially reading pin logics of all GPIOs; comparing the read pin logic with standard logic in a pre-stored logic detection table, and judging whether the read pin logic is consistent with the standard logic; and outputting the comparison result, wherein if the comparison result is consistent with the comparison result, the GPIO configuration is normal, otherwise, the GPIO configuration is abnormal. The invention prestores a logic detection table, stores pin standard logic of the GPIO in the table, starts a machine to automatically collect pin information of the GPIO, matches the collected information with the prestored standard logic direction, carries out automatic detection, obtains a detection result and outputs the detection result. The method can obtain the correctness of the current GPIO configuration in the PCH, enhance the testability of the GPIO function, improve the test integrity and effectively improve the detection efficiency.

Description

一种GPIO配置检测方法、装置及服务器A GPIO configuration detection method, device and server

技术领域technical field

本发明涉及GPIO配置检测领域,具体涉及一种GPIO配置检测方法、装置及服务器。The invention relates to the field of GPIO configuration detection, in particular to a GPIO configuration detection method, device and server.

背景技术Background technique

随着服务器PCH芯片的更新换代升级,PCH的GPIO变得越来越多。GPIO的设定由硬件决定,启动阶段根据硬件设计配置单个GPIO,选择Native功能或GPIO功能。以GPIO功能为例,GPIO功能配置成输入和输出信号,配置成输入和输出的数量多少取决于硬件配置。当配置为输出信号时,可以配置成高电平或低电平,GPIO的路径位允许输入一个SMI(系统控制中断)、SCI(系统管理中断)或者NMI(不可屏蔽中断)中断,每一位可以作为SMI或SCI的路径,GPIO的一些寄存器可从lock down(锁定)变为只读状态。With the upgrade of server PCH chips, more and more GPIOs of PCH are added. The setting of GPIO is determined by the hardware. In the startup phase, a single GPIO is configured according to the hardware design, and the Native function or GPIO function is selected. Taking the GPIO function as an example, the GPIO function is configured as input and output signals, and the number of configured input and output signals depends on the hardware configuration. When configured as an output signal, it can be configured as a high level or a low level, and the path bit of the GPIO allows input of an SMI (system control interrupt), SCI (system management interrupt) or NMI (non-maskable interrupt) interrupt, each bit Can be used as the path of SMI or SCI, some registers of GPIO can be changed from lock down (locked) to read-only state.

每个GPIO对应一种功能,检查每个GPIO的设置能保证功能运行正常,而不会出现整机测试中部分GPIO设置问题导致的部分功能测试结果异常。目前,GPIO的设定的部分功能可以做功能测试,但大部分功能可能没有对应的功能测试用例,验证配置时,一般是通过工具读取出来,人工逐个检查GPIO的配置。但PCH内GPIO较多,人工检查比较耗时,容易出错,且只能由开发人员检查,测试无法全部覆盖功能测试,容易出现GPIO配置错误导致的功能异常。Each GPIO corresponds to a function. Checking the settings of each GPIO can ensure that the function is running normally, and there will be no abnormal results of some function tests caused by some GPIO setting problems in the whole machine test. At present, some functions of GPIO settings can be tested, but most of the functions may not have corresponding function test cases. When verifying the configuration, it is generally read out through tools, and the GPIO configurations are manually checked one by one. However, there are many GPIOs in the PCH. Manual inspection is time-consuming and error-prone, and can only be inspected by developers. The test cannot fully cover the functional test, and it is prone to functional abnormalities caused by GPIO configuration errors.

发明内容Contents of the invention

为解决上述问题,本发明提供一种GPIO配置检测方法、装置及服务器,可自动检测GPIO配置,提高检测效率。In order to solve the above problems, the present invention provides a GPIO configuration detection method, device and server, which can automatically detect GPIO configuration and improve detection efficiency.

本发明的技术方案为:一种GPIO配置检测方法,包括以下步骤:The technical scheme of the present invention is: a kind of GPIO configuration detection method, comprises the following steps:

S1,初始化各个GPIO和硬件;S1, initialize each GPIO and hardware;

S2,依次读取各个GPIO的引脚逻辑;S2, read the pin logic of each GPIO in turn;

S3,将所读取引脚逻辑与预存逻辑检测表中的标准逻辑进行比较,判断两者是否一致;S3, comparing the read pin logic with the standard logic in the pre-stored logic detection table, and judging whether the two are consistent;

S4,将比较结果输出,若两者一致,则GPIO配置正常,否则GPIO配置异常。S4, outputting the comparison result, if the two are consistent, the GPIO configuration is normal, otherwise the GPIO configuration is abnormal.

进一步地,该方法在BIOS启动过程中执行。Further, the method is executed during BIOS startup.

进一步地,步骤S2-S4在BIOS启动过程的DXE阶段执行。Further, steps S2-S4 are executed in the DXE stage of the BIOS boot process.

进一步地,步骤S1之前还包括以下步骤:Further, before step S1, the following steps are also included:

在BIOS中增加检测变量,该检测变量包括开启和关闭两个状态;Add a detection variable in the BIOS, which includes two states of on and off;

步骤S1之后还包括以下步骤:After step S1, the following steps are also included:

判断检测变量的状态;Determine the state of the detected variable;

若检测变量的状态为开启,则执行后续步骤S2-S4,并在执行完步骤S4之后继续启动BIOS;If the state of the detection variable is turned on, then perform subsequent steps S2-S4, and continue to start the BIOS after performing step S4;

若检测变量的状态为关闭,则跳过步骤S2-S4,继续启动BIOS。If the state of the detected variable is off, skip steps S2-S4 and continue to start the BIOS.

进一步地,步骤S4将比较结果输出具体为通过BIOS串口打印将比较结果输出。Further, step S4 outputting the comparison result is specifically outputting the comparison result through BIOS serial port printing.

进一步地,若所读取引脚逻辑与预存逻辑检测表中的标准逻辑不匹配,则输出结果中包括所读取引脚逻辑和相应的标准逻辑。Further, if the read pin logic does not match the standard logic in the pre-stored logic detection table, the output result includes the read pin logic and the corresponding standard logic.

本发明的技术方案还包括一种GPIO配置检测装置,包括,The technical solution of the present invention also includes a GPIO configuration detection device, comprising:

初始化模块:初始化各个GPIO和硬件;Initialization module: initialize each GPIO and hardware;

引脚逻辑读取模块:依次读取各个GPIO的引脚逻辑;Pin logic reading module: read the pin logic of each GPIO in turn;

引脚逻辑比较模块:将所读取引脚逻辑与预存逻辑检测表中的标准逻辑进行比较,判断两者是否一致;Pin logic comparison module: compare the read pin logic with the standard logic in the pre-stored logic detection table, and judge whether the two are consistent;

结果输出模块:将比较结果输出,若两者一致,则GPIO配置正常,否则GPIO配置异常。Result output module: output the comparison result, if the two are consistent, the GPIO configuration is normal, otherwise the GPIO configuration is abnormal.

进一步地,该装置在BIOS启动过程中运行;Further, the device operates during the BIOS startup process;

其中引脚逻辑读取模块、引脚逻辑比较模块、结果输出模块在BIOS启动过程的DXE阶段运行。Wherein, the pin logic reading module, the pin logic comparing module, and the result output module operate in the DXE stage of the BIOS startup process.

进一步地,该装置还包括,Further, the device also includes,

检测变量设置模块:设置检测变量的状态;其中检测变量包括开启和关闭两个状态;Detection variable setting module: set the state of the detection variable; wherein the detection variable includes two states of on and off;

检测变量状态判断模块:判断检测变量的状态;若检测变量的状态为开启,则运行引脚逻辑读取模块、引脚逻辑比较模块、结果输出模块后继续启动BIOS;若检测变量的状态为关闭,则跳过引脚逻辑读取模块、引脚逻辑比较模块、结果输出模块继续启动BIOS。Detection variable state judgment module: judge the state of the detection variable; if the state of the detection variable is open, then continue to start the BIOS after running the pin logic reading module, pin logic comparison module, and result output module; if the state of the detection variable is off , then skip the pin logic reading module, the pin logic comparison module, and the result output module and continue to start the BIOS.

本发明的技术方案还包括一种服务器,启动时执行上述任一项所述的方法。The technical solution of the present invention also includes a server, which executes any one of the methods described above when started.

本发明提供的一种GPIO配置检测方法、装置及服务器,预先存储逻辑检测表,表中存储GPIO的引脚标准逻辑,启动机器自动收集GPIO的引脚信息,将收集信息与预存的标准逻辑向匹配,进行自动检测,获得检测结果并输出。本发明可得到当前PCH内GPIO配置的正确性,增强了GPIO功能的可测性及完善了测试完整性,有效提高了检测效率。A GPIO configuration detection method, device and server provided by the present invention store a logic detection table in advance, store GPIO pin standard logic in the table, start the machine to automatically collect GPIO pin information, and transfer the collected information and pre-stored standard logic to Matching, automatic detection, detection results and output. The invention can obtain the correctness of the GPIO configuration in the current PCH, enhance the testability of the GPIO function, improve the integrity of the test, and effectively improve the detection efficiency.

附图说明Description of drawings

图1是本发明具体实施例一方法流程示意图;Fig. 1 is a schematic flow chart of a method of a specific embodiment of the present invention;

图2是本发明具体实施例一一具体实施方法流程示意图;Fig. 2 is a specific embodiment of the present invention-a schematic flow diagram of a specific implementation method;

图3是本发明具体实施例二结构示意框图。Fig. 3 is a schematic block diagram of the second embodiment of the present invention.

具体实施方式Detailed ways

下面结合附图并通过具体实施例对本发明进行详细阐述,以下实施例是对本发明的解释,而本发明并不局限于以下实施方式。The present invention will be described in detail below with reference to the accompanying drawings and specific embodiments. The following embodiments are explanations of the present invention, but the present invention is not limited to the following embodiments.

以下对本申请涉及的部分英文术语进行解释:Some English terms involved in this application are explained below:

BIOS:Basic Input Output System ,基本输入输出系统;BIOS: Basic Input Output System, Basic Input Output System;

GPIO:General-purpose input/output,通用型输入输出;GPIO: General-purpose input/output, general-purpose input and output;

DXE阶段:Driver Execution Environment, UEFI BIOS的执行阶段之一;此阶段执行大部分系统初始化工作,进入此阶段时,内存已经可以被完全使用,因而此阶段可以进行大量的复杂工作;DXE stage: Driver Execution Environment, one of the execution stages of UEFI BIOS; this stage performs most of the system initialization work. When entering this stage, the memory can be fully used, so a lot of complicated work can be performed at this stage;

PCH:Platform Controller Hub, intel公司的集成南桥。PCH: Platform Controller Hub, the integrated south bridge of intel company.

实施例一Embodiment one

如图1所示,本实施例提供一种GPIO配置检测方法,包括以下步骤:As shown in Figure 1, the present embodiment provides a GPIO configuration detection method, including the following steps:

S1,初始化各个GPIO和硬件;S1, initialize each GPIO and hardware;

S2,依次读取各个GPIO的引脚逻辑;S2, read the pin logic of each GPIO in turn;

S3,将所读取引脚逻辑与预存逻辑检测表中的标准逻辑进行比较,判断两者是否一致;S3, comparing the read pin logic with the standard logic in the pre-stored logic detection table, and judging whether the two are consistent;

S4,将比较结果输出,若两者一致,则GPIO配置正常,否则GPIO配置异常。S4, outputting the comparison result, if the two are consistent, the GPIO configuration is normal, otherwise the GPIO configuration is abnormal.

本方法首先预存逻辑检测表,表中存储有各个GPIO的引脚标准逻辑,在读取到各个GPIO的引脚逻辑后,通过与表中标准逻辑匹配比较的方式对GPIO的配置进行自动检测,无需人工检查,提高检测效率。This method first pre-stores the logic detection table, which stores the pin standard logic of each GPIO. After reading the pin logic of each GPIO, the configuration of the GPIO is automatically detected by matching and comparing with the standard logic in the table. No need for manual inspection, improve detection efficiency.

本实施例的方法在BIOS启动过程中执行,在BIOS启动过程中自动检测GPIO引脚逻辑,给出检测结果。具体地,通过在BIOS的设置菜单中增加检测变量控制检测的执行,检测变量包括开启和关闭两个状态,在检测变量为开启状态时,执行本实施例的方法进行GPIO引脚逻辑检测,否则跳过检测正常启动BIOS。The method of this embodiment is executed during the booting process of the BIOS, automatically detects the logic of the GPIO pin during the booting process of the BIOS, and provides the detection result. Specifically, by adding a detection variable in the setup menu of the BIOS to control the execution of the detection, the detection variable includes two states of on and off, and when the detection variable is in the on state, execute the method of this embodiment to detect the logic of the GPIO pin, otherwise Skip the detection and start the BIOS normally.

为进一步对本发明进行说明,以下结合上述步骤,基于本发明的原理提供一具体实施方法,如图2所示,该具体实施方法包括以下步骤:In order to further illustrate the present invention, below in conjunction with above-mentioned steps, provide a specific implementation method based on the principle of the present invention, as shown in Figure 2, this specific implementation method comprises the following steps:

SS1,在BIOS新增检测变量的菜单选项;SS1, add a menu option to detect variables in BIOS;

新增该选项供测试人员根据需要设定,检测变量的状态包括开启和关闭两个状态,根据需要开启或关闭检测功能。This option is added for testers to set according to their needs. The state of the detection variable includes two states of on and off, and the detection function can be turned on or off as needed.

SS2,预存逻辑检测表;SS2, pre-stored logic detection table;

测试人员预先存储逻辑检测表,表中保存各个GPIO的引脚标准逻辑,供后续检测使用。The tester stores the logic detection table in advance, and the pin standard logic of each GPIO is saved in the table for subsequent detection.

SS3,设置检测变量的状态;SS3, set the state of the detection variable;

如上所述,检测变量包括开启和关闭两个状态,测试人员根据需要选择。As mentioned above, the detection variables include two states of on and off, and the tester can choose according to needs.

SS4,启动BIOS,初始化各个GPIO和硬件;SS4, start the BIOS, initialize each GPIO and hardware;

启动BIOS后会将各个GPIO和硬件初始化,初始化完成后GPIO的引脚配置即完成;After starting the BIOS, each GPIO and hardware will be initialized, and the GPIO pin configuration will be completed after the initialization is completed;

SS5,判断检测变量的状态;若检测变量的状态为开启,则进入步骤SS6,若检测变量的状态为关闭,则进入步骤SS9;SS5, judging the state of the detected variable; if the state of the detected variable is on, then enter step SS6, if the state of the detected variable is off, then enter step SS9;

即开启状态下,进行GPIO引脚逻辑检测,否则不进行检测,继续正常启动BIOS。That is, in the open state, the GPIO pin logic detection is performed, otherwise the detection is not performed, and the BIOS continues to be started normally.

需要说明的是,步骤SS5-步骤SS8在BIOS启动过程的DXE阶段执行。It should be noted that step SS5-step SS8 are executed in the DXE stage of the BIOS startup process.

SS6,依次读取各个GPIO的引脚逻辑;SS6, read the pin logic of each GPIO in turn;

SS7,将所读取引脚逻辑与预存逻辑检测表中的标准逻辑进行比较,判断两者是否一致;SS7, compare the read pin logic with the standard logic in the pre-stored logic detection table, and judge whether the two are consistent;

进行检测后,首先读取各个GPIO的引脚逻辑,读取出来之后与逻辑检测表中的标准逻辑进行比较匹配,检测两者是否一致,若一致则说明GPIO配置正确,若不一致则说明GPIO配置错误。After the detection, first read the pin logic of each GPIO, compare and match with the standard logic in the logic detection table after reading, and check whether the two are consistent. If they are consistent, it means that the GPIO configuration is correct. If they are inconsistent, it means that the GPIO configuration is correct. mistake.

需要说明的是,可每读取一个GPIO,即进行一次比较匹配。It should be noted that each time a GPIO is read, a comparison and match can be performed.

SS8,将比较结果输出,若两者一致,则GPIO配置正常,否则GPIO配置异常;SS8, output the comparison result, if the two are consistent, the GPIO configuration is normal, otherwise the GPIO configuration is abnormal;

全部比较完成后,通过BIOS串口打印将结果输出。需要说明的是,对于所读取引脚逻辑与预存逻辑检测表中的标准逻辑不匹配的情况,则输出结果中包括所读取引脚逻辑和相应的标准逻辑。另外,若存在所读取引脚逻辑与预存逻辑检测表中的标准逻辑不匹配的情况,则输出结果上显示为配置异常,若全部匹配,则显示为配置正常。After all comparisons are completed, print the results through the BIOS serial port. It should be noted that, when the read pin logic does not match the standard logic in the pre-stored logic detection table, the output result includes the read pin logic and the corresponding standard logic. In addition, if there is a situation where the read pin logic does not match the standard logic in the pre-stored logic detection table, the output result will show that the configuration is abnormal, and if all match, it will show that the configuration is normal.

SS9,继续启动BIOS;SS9, continue to start the BIOS;

检测完成后,或不进行检测时,正常启动BIOS。After the detection is completed, or when the detection is not performed, start the BIOS normally.

本方法在BIOS启动阶段自动完成GPIO引脚逻辑检测,从而获知GPIO是否配置正确,结果显示直观,且检测效率高。The method automatically completes the GPIO pin logic detection during the BIOS startup stage, so as to know whether the GPIO is configured correctly, the result display is intuitive, and the detection efficiency is high.

实施例二Embodiment two

如图3所示,在实施例一基础上,本实施例提供一种GPIO配置检测装置,运行后执行实施例一的方法,包括以下功能模块。As shown in FIG. 3 , on the basis of Embodiment 1, this embodiment provides a GPIO configuration detection device, which executes the method of Embodiment 1 after operation, including the following functional modules.

初始化模块101:初始化各个GPIO和硬件;Initialization module 101: initialize each GPIO and hardware;

引脚逻辑读取模块102:依次读取各个GPIO的引脚逻辑;Pin logic reading module 102: read the pin logic of each GPIO in turn;

引脚逻辑比较模块103:将所读取引脚逻辑与预存逻辑检测表中的标准逻辑进行比较,判断两者是否一致;Pin logic comparison module 103: compare the read pin logic with the standard logic in the pre-stored logic detection table, and judge whether the two are consistent;

结果输出模块104:将比较结果输出,若两者一致,则GPIO配置正常,否则GPIO配置异常。Result output module 104: output the comparison result, if the two are consistent, then the GPIO configuration is normal; otherwise, the GPIO configuration is abnormal.

该装置在BIOS启动过程中运行,其中引脚逻辑读取模块、引脚逻辑比较模块、结果输出模块在BIOS启动过程的DXE阶段运行,即在BIOS启动过程的初始化阶段对GPIO和硬件进行初始化完成配置,之后在DXE阶段中对GPIO配置进行检测。The device runs during the BIOS boot process, wherein the pin logic reading module, pin logic comparison module, and result output module run in the DXE stage of the BIOS boot process, that is, the initialization of GPIO and hardware is completed during the initialization phase of the BIOS boot process configuration, and then detect the GPIO configuration in the DXE phase.

另外,本实施例预先配置检测控制功能,并判断检测功能是否开启。具体地,该装置还包括以下功能模块。In addition, in this embodiment, the detection control function is pre-configured, and it is determined whether the detection function is enabled. Specifically, the device also includes the following functional modules.

检测变量设置模块105:设置检测变量的状态;其中检测变量包括开启和关闭两个状态;Detection variable setting module 105: set the state of the detection variable; wherein the detection variable includes two states of on and off;

检测变量状态判断模块106:判断检测变量的状态;若检测变量的状态为开启,则运行引脚逻辑读取模块、引脚逻辑比较模块、结果输出模块后继续启动BIOS;若检测变量的状态为关闭,则跳过引脚逻辑读取模块、引脚逻辑比较模块、结果输出模块继续启动BIOS。Detection variable state judging module 106: judge the state of detection variable; If the state of detection variable is open, then continue to start BIOS after running pin logic reading module, pin logic comparison module, result output module; If the state of detection variable is If it is closed, skip the pin logic reading module, pin logic comparison module, and result output module and continue to start the BIOS.

实施例三Embodiment Three

本实施例提供一种服务器,该服务器启动时执行实施例一的方法,在服务器BIOS启动的过程中实现GPIO的配置检测。This embodiment provides a server. When the server is started, the method in Embodiment 1 is executed, and GPIO configuration detection is implemented during the server BIOS startup process.

以上公开的仅为本发明的优选实施方式,但本发明并非局限于此,任何本领域的技术人员能思之的没有创造性的变化,以及在不脱离本发明原理前提下所作的若干改进和润饰,都应落在本发明的保护范围内。The above disclosure is only a preferred embodiment of the present invention, but the present invention is not limited thereto, any non-creative changes that those skilled in the art can think of, and some improvements and modifications made without departing from the principle of the present invention , should fall within the protection scope of the present invention.

Claims (5)

1. A GPIO configuration detection method is characterized by comprising the following steps:
s1, initializing each GPIO and hardware;
s2, sequentially reading pin logics of all GPIOs;
s3, comparing the read pin logic with standard logic in a pre-stored logic detection table, and judging whether the read pin logic is consistent with the standard logic;
s4, outputting the comparison result, if the comparison result is consistent with the comparison result, normally configuring the GPIO, and if not, abnormally configuring the GPIO;
the method is executed in the BIOS starting process;
steps S2-S4 are executed in the DXE stage of the BIOS starting process;
the method also comprises the following steps before the step S1:
adding a detection variable in the BIOS, wherein the detection variable comprises an opening state and a closing state;
the following steps are also included after the step S1:
judging the state of the detection variable;
if the state of the detection variable is open, executing subsequent steps S2-S4, and continuing to start the BIOS after executing step S4;
and if the state of the detection variable is closed, skipping the steps S2-S4 and continuing to start the BIOS.
2. The GPIO configuration detection method of claim 1, wherein the step S4 outputs the comparison result, specifically by BIOS serial port printing.
3. The GPIO configuration detection method of claim 2, wherein if the read pin logic does not match the standard logic in the pre-stored logic detection table, the output result comprises the read pin logic and the corresponding standard logic.
4. A GPIO configuration detection device is characterized by comprising,
an initialization module: initializing each GPIO and hardware;
a pin logic reading module: sequentially reading pin logics of all GPIOs;
a pin logic comparison module: comparing the read pin logic with standard logic in a pre-stored logic detection table, and judging whether the read pin logic is consistent with the standard logic;
a result output module: outputting the comparison result, if the comparison result is consistent with the comparison result, the GPIO configuration is normal, otherwise, the GPIO configuration is abnormal;
the device operates during the BIOS startup process;
the pin logic reading module, the pin logic comparison module and the result output module operate in the DXE stage of the BIOS starting process;
the device also comprises a control unit for controlling the operation of the device,
a detection variable setting module: setting the state of a detection variable; wherein the sensed variable includes two states, on and off;
a detection variable state judgment module: judging the state of the detection variable; if the state of the detection variable is on, the BIOS is continuously started after the pin logic reading module, the pin logic comparison module and the result output module are operated; and if the state of the detection variable is closed, skipping over the pin logic reading module, the pin logic comparison module and the result output module and continuing to start the BIOS.
5. A server, characterized in that the method of any of claims 1-3 is performed at start-up.
CN202110322679.6A 2021-03-26 2021-03-26 A GPIO configuration detection method, device and server Active CN113076140B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202110322679.6A CN113076140B (en) 2021-03-26 2021-03-26 A GPIO configuration detection method, device and server

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202110322679.6A CN113076140B (en) 2021-03-26 2021-03-26 A GPIO configuration detection method, device and server

Publications (2)

Publication Number Publication Date
CN113076140A CN113076140A (en) 2021-07-06
CN113076140B true CN113076140B (en) 2023-02-28

Family

ID=76610346

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202110322679.6A Active CN113076140B (en) 2021-03-26 2021-03-26 A GPIO configuration detection method, device and server

Country Status (1)

Country Link
CN (1) CN113076140B (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN115883288B (en) * 2022-11-29 2024-04-19 四川天邑康和通信股份有限公司 Dual-CPU interaction efficiency improving method, system and storage medium based on fusion gateway

Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101778007A (en) * 2009-01-12 2010-07-14 哈尔滨威帝电子股份有限公司 System and method for automatically testing I/O pin of CAN bus control module
CN102024504A (en) * 2010-10-21 2011-04-20 中广核工程有限公司 Logic test method and device suitable for reactor protection system
CN103869801A (en) * 2012-12-13 2014-06-18 中广核工程有限公司 Test method of nuclear power plant instrumentation control logic function block and system
CN104678982A (en) * 2013-11-28 2015-06-03 英业达科技有限公司 Test device using independent control module to test, and method of test device
CN105224459A (en) * 2015-10-21 2016-01-06 浪潮电子信息产业股份有限公司 Method for testing reading and writing BIOS configuration function of BMC through OEM command under LINUX platform
CN109032878A (en) * 2018-09-13 2018-12-18 郑州云海信息技术有限公司 A kind of GPIO test method and device
CN110472421A (en) * 2019-07-22 2019-11-19 深圳中电长城信息安全系统有限公司 Mainboard, firmware safety detection method and terminal device
CN111639736A (en) * 2020-06-01 2020-09-08 上海爱信诺航芯电子科技有限公司 Anti-counterfeiting method of RFID chip
CN112286750A (en) * 2020-10-29 2021-01-29 山东云海国创云计算装备产业创新中心有限公司 GPIO (general purpose input/output) verification method and device, electronic equipment and medium

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7389454B2 (en) * 2002-07-31 2008-06-17 Broadcom Corporation Error detection in user input device using general purpose input-output
CN106547655B (en) * 2015-09-22 2019-11-05 龙芯中科技术有限公司 The method and system of memory bar quantity on circuit for detecting plate
CN111949294A (en) * 2020-08-06 2020-11-17 曙光信息产业(北京)有限公司 Firmware refreshing method, device, server and computer readable storage medium

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101778007A (en) * 2009-01-12 2010-07-14 哈尔滨威帝电子股份有限公司 System and method for automatically testing I/O pin of CAN bus control module
CN102024504A (en) * 2010-10-21 2011-04-20 中广核工程有限公司 Logic test method and device suitable for reactor protection system
CN103869801A (en) * 2012-12-13 2014-06-18 中广核工程有限公司 Test method of nuclear power plant instrumentation control logic function block and system
CN104678982A (en) * 2013-11-28 2015-06-03 英业达科技有限公司 Test device using independent control module to test, and method of test device
CN105224459A (en) * 2015-10-21 2016-01-06 浪潮电子信息产业股份有限公司 Method for testing reading and writing BIOS configuration function of BMC through OEM command under LINUX platform
CN109032878A (en) * 2018-09-13 2018-12-18 郑州云海信息技术有限公司 A kind of GPIO test method and device
CN110472421A (en) * 2019-07-22 2019-11-19 深圳中电长城信息安全系统有限公司 Mainboard, firmware safety detection method and terminal device
CN111639736A (en) * 2020-06-01 2020-09-08 上海爱信诺航芯电子科技有限公司 Anti-counterfeiting method of RFID chip
CN112286750A (en) * 2020-10-29 2021-01-29 山东云海国创云计算装备产业创新中心有限公司 GPIO (general purpose input/output) verification method and device, electronic equipment and medium

Also Published As

Publication number Publication date
CN113076140A (en) 2021-07-06

Similar Documents

Publication Publication Date Title
CN100582799C (en) Electronic device diagnostic methods and systems
KR100704629B1 (en) Apparatus and method for determining and treating a virus infection of the master boot record at the changed location
CN103593281B (en) Test system and test method
CN113377586A (en) Automatic server detection method and device and storage medium
US10642678B1 (en) PCI/PCIe-non-compliance-vulnerability detection apparatus and method
US20030120977A1 (en) Debugging method through serial port under system shutdown and standby conditions
CN113076140B (en) A GPIO configuration detection method, device and server
CN109857583B (en) Processing method and device
US6751569B2 (en) System and method for receiving information from a test apparatus
US20200242014A1 (en) Automatic framework to create qa test pass
CN109117299B (en) Error detecting device and method for server
CN105159810B (en) The method and device that the BIOS of computer system is tested
CN112765021A (en) Debugging and checking method, device, equipment and storage medium of boot program
JPH10171677A (en) Microprocessor and its inspection method
CN111352785B (en) Detection method and system for non-version-number firmware of storage server
CN101408860A (en) Monitoring device and monitoring method thereof
TWI660267B (en) Boot testing apparatus, system and method thereof
JP2003271694A (en) Simulation method and apparatus for verifying logic circuit including processor and error detection program for verifying logic circuit
CN110096888B (en) A method and system for speeding up verification and analysis of SMM security risks
US20090106545A1 (en) Booting method for computer system
CN113672477B (en) Debug message automatic providing method for basic input/output system
US20060218338A1 (en) Method for preventing software from being wrongly burned
CN119201252B (en) Function configuration method, computer program product, device and storage medium
CN113687998B (en) Control method to eliminate abnormal operation of management engine
CN101604279B (en) Method, detection system and external storage device for automatically simulating manual detection after computer is turned on

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant