CN113073389B - {03-38} plane silicon carbide epitaxy and growth method thereof - Google Patents
{03-38} plane silicon carbide epitaxy and growth method thereof Download PDFInfo
- Publication number
- CN113073389B CN113073389B CN202110340247.8A CN202110340247A CN113073389B CN 113073389 B CN113073389 B CN 113073389B CN 202110340247 A CN202110340247 A CN 202110340247A CN 113073389 B CN113073389 B CN 113073389B
- Authority
- CN
- China
- Prior art keywords
- plane
- silicon carbide
- sic
- growth method
- sccm
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- C—CHEMISTRY; METALLURGY
- C30—CRYSTAL GROWTH
- C30B—SINGLE-CRYSTAL GROWTH; UNIDIRECTIONAL SOLIDIFICATION OF EUTECTIC MATERIAL OR UNIDIRECTIONAL DEMIXING OF EUTECTOID MATERIAL; REFINING BY ZONE-MELTING OF MATERIAL; PRODUCTION OF A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; SINGLE CRYSTALS OR HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; AFTER-TREATMENT OF SINGLE CRYSTALS OR A HOMOGENEOUS POLYCRYSTALLINE MATERIAL WITH DEFINED STRUCTURE; APPARATUS THEREFOR
- C30B29/00—Single crystals or homogeneous polycrystalline material with defined structure characterised by the material or by their shape
- C30B29/10—Inorganic compounds or compositions
- C30B29/36—Carbides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02167—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon carbide not containing oxygen, e.g. SiC, SiC:H or silicon carbonitrides
Landscapes
- Chemical & Material Sciences (AREA)
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Power Engineering (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Inorganic Chemistry (AREA)
- Crystallography & Structural Chemistry (AREA)
- Materials Engineering (AREA)
- Metallurgy (AREA)
- Organic Chemistry (AREA)
- Recrystallisation Techniques (AREA)
Abstract
本发明公开了一种{03‑38}面碳化硅外延及其生长方法,通过使用双(三甲基硅基)甲烷作为Si源和C源,降低生长温度从而降低Z1/2中心;该生长方法制备的{03‑38}面碳化硅外延的结构为由上至下依次包括:正轴{03‑38}面SiC衬底、4H‑SiC缓冲层、4H‑SiC漂移层。
The invention discloses a {03‑38} plane silicon carbide epitaxy and a growth method thereof. By using bis(trimethylsilyl)methane as a Si source and a C source, the growth temperature is reduced to reduce the Z1/2 center; the growth The epitaxy structure of the {03-38} plane silicon carbide prepared by the method comprises from top to bottom: a positive axis {03-38} plane SiC substrate, a 4H-SiC buffer layer, and a 4H-SiC drift layer.
Description
技术领域technical field
本发明属于半导体材料技术领域,具体涉及一种{03-38}面碳化硅外延及其生长方法。The invention belongs to the technical field of semiconductor materials, and in particular relates to a {03-38} surface silicon carbide epitaxy and a growth method thereof.
背景技术Background technique
以SiC材料为代表的第三代宽带隙半导体材料具有宽带隙、高临界击穿电场、高热导率、高载流子饱和漂移等特点,特别适合制作高温、高压、高频、大功率、抗辐照等半导体器件。The third-generation wide bandgap semiconductor materials represented by SiC materials have the characteristics of wide bandgap, high critical breakdown electric field, high thermal conductivity, high carrier saturation drift, etc., and are especially suitable for making high temperature, high pressure, high frequency, high power, anti- Irradiation and other semiconductor devices.
SiC具有多个晶面,不同晶面有着不同的特性,在{0001}晶面上,沿c轴<0001>指向的,该晶面被称为Si晶面,而在{000-1}晶面上,沿c轴<000-1>指向的,该晶面被称为C晶面。除了Si和C晶面外,垂直{0001}晶面的{11-20}晶面被称为A晶面,另外一个垂直{0001}晶面的{1-100}晶面被称为M晶面。还有一个典型的非基矢面{03-38}晶面,是从{0001}向{01-10}倾斜54.7度得到的。SiC has multiple crystal planes, and different crystal planes have different characteristics. On the {0001} crystal plane, along the c-axis <0001>, the crystal plane is called the Si crystal plane, while on the {000-1} crystal plane On the plane, which is directed along the c-axis <000-1>, this crystal plane is called the C crystal plane. In addition to the Si and C crystal planes, the {11-20} crystal plane perpendicular to the {0001} crystal plane is called the A crystal plane, and the other {1-100} crystal plane perpendicular to the {0001} crystal plane is called the M crystal plane noodle. There is also a typical non-basal plane {03-38} crystal plane, which is obtained by tilting 54.7 degrees from {0001} to {01-10}.
基于4H-SiC Si晶面外延通过竞位原理可实现低的背景掺杂,目前受到广泛应用。硅面SiC材料在制备MOSFET器件时,受到氧化速度慢及沟道电阻高的性能的制约,因此,其他晶面的研究开始了引起关注。Based on 4H-SiC Si epitaxy, low background doping can be achieved through the principle of competition, and it is currently widely used. Silicon surface SiC materials are restricted by slow oxidation speed and high channel resistance when preparing MOSFET devices. Therefore, research on other crystal surfaces has begun to attract attention.
{03-38}面的界面态密度比Si面低4~8倍,因此,在{03-38}面生长的外延层制成的MOSFET器件具有低的沟道电阻,同时{03-38}管面生长窗口宽,C/Si可以在0.6~5范围内表面都较好,而且表面free SF和微管等优点,但该面Z1/2中心却明显高于标准晶面,Z1/2中心直接决定载流子的寿命,这将严重制约{03-38}外延层在双极性器件上的应用。The interface state density of the {03-38} plane is 4 to 8 times lower than that of the Si plane. Therefore, the MOSFET device made of the epitaxial layer grown on the {03-38} plane has a low channel resistance, and the {03-38} The growth window of the tube surface is wide, and the C/Si can be in the range of 0.6-5. The surface is good, and the surface has the advantages of free SF and micropipes, but the Z1/2 center of this surface is significantly higher than that of the standard crystal plane, and the Z1/2 center It directly determines the lifetime of carriers, which will seriously restrict the application of {03-38} epitaxial layer in bipolar devices.
发明内容Contents of the invention
为解决上述技术问题,本发明提供了一种{03-38}面碳化硅外延及其生长方法,通过使用双(三甲基硅基)甲烷作为Si源和C源,降低生长温度从而降低Z1/2中心,提高载流子寿命,由于Si-C键长(188pm)比Si-H(147pm)长、Si-C键能(292 KJ/mol)比Si-H键能(313KJ/mol)低,生长温度较现在TCS体系或SiH4体系低200~300℃,可显著降低Z1/2中心,提高载流子寿命。In order to solve the above technical problems, the present invention provides a {03-38} plane silicon carbide epitaxy and its growth method. By using bis(trimethylsilyl)methane as Si source and C source, the growth temperature is reduced to reduce Z1 /2 center, improve carrier life, because Si-C bond length (188pm) is longer than Si-H (147pm), Si-C bond energy (292 KJ/mol) than Si-H bond energy (313KJ/mol) Low, the growth temperature is 200-300°C lower than the current TCS system or SiH 4 system, which can significantly reduce the Z1/2 center and increase the carrier lifetime.
本发明采取的技术方案为:The technical scheme that the present invention takes is:
一种{03-38}面碳化硅外延生长方法,所述生长方法包括以下步骤:A {03-38} plane silicon carbide epitaxial growth method, the growth method comprising the following steps:
(1)对正轴{03-38}面SiC衬底进行原位刻蚀;(1) In-situ etching of the SiC substrate on the positive axis {03-38} plane;
(2)通入H2、双(三甲基硅基)甲烷、N型掺杂剂和HCl,于1350~1550℃温度和50~500mbar压力下生长4H-SiC缓冲层;(2) Introduce H 2 , bis(trimethylsilyl)methane, N-type dopant and HCl, and grow a 4H-SiC buffer layer at a temperature of 1350-1550°C and a pressure of 50-500mbar;
(3)通入H2、双(三甲基硅基)甲烷、N型掺杂剂和HCl,于1350~1550℃温度和50~500mbar压力下在4H-SiC缓冲层上生长4H-SiC漂移层。(3) Introduce H 2 , bis(trimethylsilyl)methane, N-type dopant and HCl, and grow 4H-SiC drift on the 4H-SiC buffer layer at a temperature of 1350-1550°C and a pressure of 50-500mbar layer.
进一步地,步骤(2)中,所述4H-SiC缓冲层的厚度为0.1~0.2μm;Further, in step (2), the thickness of the 4H-SiC buffer layer is 0.1-0.2 μm;
步骤(2)中,所述4H-SiC缓冲层的掺杂浓度为1×1017~9×1018cm-3。In step (2), the doping concentration of the 4H-SiC buffer layer is 1×10 17 to 9×10 18 cm −3 .
所述步骤(2)和步骤(3)中,所述N型掺杂剂为N2。In the step (2) and step (3), the N-type dopant is N 2 .
步骤(2)中,所述H2、双(三甲基硅基)甲烷、N型掺杂剂、HCl的流量分别为200~1000slm、100~300sccm和50~100sccm。In step (2), the flow rates of H 2 , bis(trimethylsilyl)methane, N-type dopant and HCl are respectively 200-1000 slm, 100-300 sccm and 50-100 sccm.
步骤(3)中,所述4H-SiC漂移层的厚度为5~200μm;In step (3), the thickness of the 4H-SiC drift layer is 5-200 μm;
步骤(3)中,所述4H-SiC漂移层的掺杂浓度为1×1015~9×1016cm-3。In step (3), the doping concentration of the 4H-SiC drift layer is 1×10 15 to 9×10 16 cm −3 .
步骤(3)中,所述H2、双(三甲基硅基)甲烷、N型掺杂剂、HCl的流量分别为200~1000slm、500~900sccm、10~30sccm、15~35sccm。In step (3), the flow rates of H 2 , bis(trimethylsilyl)methane, N-type dopant, and HCl are 200-1000 slm, 500-900 sccm, 10-30 sccm, and 15-35 sccm, respectively.
本发明还提供了根据上述所述的生长方法生长得到的{03-38}面碳化硅外延,其结构为:由上至下依次包括正轴{03-38}面SiC衬底、4H-SiC缓冲层、4H-SiC漂移层,{03-38}面的界面态密度比Si面低4~8倍,因此,在{03-38}面生长的外延层制成的MOSFET器件具有低的沟道电阻。The present invention also provides {03-38} plane silicon carbide epitaxy grown according to the above-mentioned growth method. Buffer layer, 4H-SiC drift layer, the interface state density of the {03-38} plane is 4 to 8 times lower than that of the Si plane, therefore, the MOSFET device made of the epitaxial layer grown on the {03-38} plane has a low channel channel resistance.
本发明提供的{03-38}面碳化硅外延生长方法中,由于外延结构生长在{03-38}面SiC衬底上,{03-38}面的界面态密度比Si面低4~8倍,生长的外延层制备的MOSFET沟道电阻低,但Z1/2中心缺陷较高,本发明通过使用双(三甲基硅基)甲烷作为Si源和C源,生长温度较现在TCS体系和SiH4体系低200~300℃,可显著降低Z1/2中心,提高载流子寿命。In the {03-38} plane silicon carbide epitaxial growth method provided by the present invention, since the epitaxial structure is grown on the {03-38} plane SiC substrate, the interface state density of the {03-38} plane is 4-8 lower than that of the Si plane. times, the MOSFET channel resistance prepared by the grown epitaxial layer is low, but the Z1/2 center defect is high. The present invention uses bis(trimethylsilyl)methane as the Si source and the C source, and the growth temperature is higher than that of the current TCS system and The SiH 4 system is 200-300°C lower, which can significantly reduce the Z1/2 center and increase the carrier lifetime.
附图说明Description of drawings
图1为生长温度与Z1/2中心密度之间的关系图;Fig. 1 is a relationship diagram between growth temperature and Z1/2 center density;
图2为生长温度1350℃外延层拉曼光谱图。Fig. 2 is a Raman spectrum diagram of the epitaxial layer grown at a temperature of 1350°C.
具体实施方式detailed description
下面结合实施例对本发明进行详细说明。The present invention will be described in detail below in conjunction with examples.
实施例Example
一种{03-38}面碳化硅外延生长方法,包括以下步骤:A {03-38} surface silicon carbide epitaxial growth method, comprising the following steps:
1)原位刻蚀衬底:选取正轴{03-38}面SiC衬底,对其进行标准清洗;将SiC衬底放置到充抽过的化学气相沉积设备的反应室中,再将反应室抽成真空。分别以30~600slm的流量通入H2,于50-500mbar压力和1400-1550℃温度下刻蚀5~10min;1) In-situ etching of the substrate: select the SiC substrate on the positive axis {03-38} surface, and perform standard cleaning; place the SiC substrate in the reaction chamber of the chemical vapor deposition equipment that has been pumped, and then react The chamber is evacuated. Inject H 2 at a flow rate of 30-600 slm, etch for 5-10 min at a pressure of 50-500 mbar and a temperature of 1400-1550 °C;
2)缓冲层的生长:分别以200~1000slm、100~300sccm、20~60sccm和50~100sccm 的流量通入载气H2、硅源双(三甲基硅基)甲烷、N型掺杂剂N2和HCl,于1350~1550℃温度和50~500mbar压力下生长0.1~0.2μm厚的4H-SiC缓冲层,该缓冲层中N掺杂浓度为1×1017~9×1018cm-3;2) Growth of the buffer layer: respectively feed carrier gas H 2 , silicon source bis(trimethylsilyl)methane, and N-type dopant at flow rates of 200-1000slm, 100-300sccm, 20-60sccm and 50-100sccm N 2 and HCl, grow a 0.1-0.2μm thick 4H-SiC buffer layer at a temperature of 1350-1550°C and a pressure of 50-500mbar, and the N doping concentration in the buffer layer is 1×10 17 to 9×10 18 cm - 3 ;
3)漂移层的生长:分别以200~1000slm、500~900sccm、10~30sccm和15~35sccm的流量通入载气H2、双(三甲基硅基)甲烷、N型掺杂剂N2和HCl,于1350~1550℃温度和50~500mbar压力下生长5~200μm厚的4H-SiC漂移层,该漂移层中N掺杂浓度为1×1015~9×1016cm-3。3) Growth of the drift layer: Carrier gas H 2 , bis(trimethylsilyl)methane, and N-type dopant N 2 are introduced at flow rates of 200-1000slm, 500-900sccm, 10-30sccm and 15-35sccm respectively and HCl, grow a 5-200 μm thick 4H-SiC drift layer at a temperature of 1350-1550° C. and a pressure of 50-500 mbar, and the N doping concentration in the drift layer is 1×10 15 to 9×10 16 cm -3 .
图2为生长温度1350℃{03-38}面碳化硅外延的拉曼光谱图,从图中可以看出无3C-SiC杂晶存在。Figure 2 is the Raman spectrum of silicon carbide epitaxy on the {03-38} surface at a growth temperature of 1350°C. It can be seen from the figure that there is no 3C-SiC heterocrystal.
上述参照实施例对{03-38}面碳化硅外延及其生长方法进行的详细描述,是说明性的而不是限定性的,可按照所限定范围列举出若干个实施例,因此在不脱离本发明总体构思下的变化和修改,应属本发明的保护范围之内。The above detailed description of {03-38} plane silicon carbide epitaxy and its growth method with reference to the examples is illustrative rather than limiting, and several examples can be listed according to the limited scope, so without departing from this Changes and modifications under the general concept of the invention shall fall within the protection scope of the present invention.
Claims (6)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202110340247.8A CN113073389B (en) | 2021-03-30 | 2021-03-30 | {03-38} plane silicon carbide epitaxy and growth method thereof |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202110340247.8A CN113073389B (en) | 2021-03-30 | 2021-03-30 | {03-38} plane silicon carbide epitaxy and growth method thereof |
Publications (2)
Publication Number | Publication Date |
---|---|
CN113073389A CN113073389A (en) | 2021-07-06 |
CN113073389B true CN113073389B (en) | 2022-12-23 |
Family
ID=76611489
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202110340247.8A Active CN113073389B (en) | 2021-03-30 | 2021-03-30 | {03-38} plane silicon carbide epitaxy and growth method thereof |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN113073389B (en) |
Family Cites Families (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2013036376A2 (en) * | 2011-09-10 | 2013-03-14 | Semisouth Laboratories, Inc. | Methods for the epitaxial growth of silicon carbide |
CN103928344B (en) * | 2014-04-21 | 2017-04-05 | 西安电子科技大学 | One kind improves N-type DiMOSFET channel mobility method based on N-type nano thin-layer |
CN104934318B (en) * | 2015-06-08 | 2018-12-04 | 国网智能电网研究院 | A kind of preparation method of N-type low defect silicon carbide epitaxial wafer |
CN105826186B (en) * | 2015-11-12 | 2018-07-10 | 中国电子科技集团公司第五十五研究所 | The growing method of great surface quality silicon carbide epitaxial layers |
CN105789056A (en) * | 2016-04-22 | 2016-07-20 | 西安电子科技大学 | Method of preparing 4H-SiC metal semiconductor field effect transistor with part highly-doped channel |
CN107492482B (en) * | 2017-07-18 | 2019-11-22 | 李哲洋 | A method of improving silicon carbide epitaxial layers carrier lifetime |
CN111952173A (en) * | 2020-07-01 | 2020-11-17 | 全球能源互联网研究院有限公司 | A method for preparing SiC IGBT based on epitaxy process and SiC IGBT |
-
2021
- 2021-03-30 CN CN202110340247.8A patent/CN113073389B/en active Active
Also Published As
Publication number | Publication date |
---|---|
CN113073389A (en) | 2021-07-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4844330B2 (en) | Silicon carbide semiconductor device manufacturing method and silicon carbide semiconductor device | |
CN101442030B (en) | Group iii nitride semiconductor crystal substrate and semiconductor device | |
US9752254B2 (en) | Method for manufacturing a single-crystal 4H—SiC substrate | |
US10026610B2 (en) | Silicon carbide semiconductor device manufacturing method | |
JP4853364B2 (en) | Method for growing SiC single crystal epitaxial thin film | |
CN103794642A (en) | Epitaxial wafer | |
JP2007131504A (en) | SiC epitaxial wafer and semiconductor device using the same | |
US9758902B2 (en) | Method for producing 3C-SiC epitaxial layer, 3C-SiC epitaxial substrate, and semiconductor device | |
CN103681259B (en) | Method for manufacturing sic semiconductor device | |
KR20150002066A (en) | Epitaxial wafer | |
US11183385B2 (en) | Method for passivating silicon carbide epitaxial layer | |
CN113073389B (en) | {03-38} plane silicon carbide epitaxy and growth method thereof | |
JPH07131067A (en) | Method for manufacturing silicon carbide wafer and method for manufacturing silicon carbide light emitting diode element | |
JP4419409B2 (en) | CVD epitaxial growth method | |
JP6927429B2 (en) | Manufacturing method of SiC epitaxial substrate | |
US9269776B2 (en) | Semiconductor device and method for growing semiconductor crystal | |
JP2020073424A (en) | α-Ga2O3 SINGLE CRYSTAL AND MANUFACTURING APPARATUS OF THE SAME AND SEMICONDUCTOR DEVICE USING THE SAME | |
CN111584350B (en) | Filling method of SiC epitaxial trench and trench filling structure prepared by method | |
CN113488375A (en) | Method for inhibiting Crown defect of epitaxial edge | |
CN105002563B (en) | The method of silicon carbide epitaxial layers region doping | |
JP2014162649A (en) | SiC SUBSTRATE, PRODUCTION METHOD OF SiC SUBSTRATE, AND SiC EPITAXIAL SUBSTRATE | |
JP5267271B2 (en) | Semiconductor substrate manufacturing method and semiconductor substrate | |
JP2009231438A (en) | Silicon carbide wafer | |
KR20150025648A (en) | Epitaxial wafer | |
JP2017057118A (en) | METHOD FOR PRETREATING SiC SINGLE CRYSTAL SUBSTRATE AND METHOD FOR MANUFACTURING EPITAXIAL SiC WAFER |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
CB02 | Change of applicant information |
Address after: 241000 1803, building 3, service outsourcing park, Wuhu high tech Industrial Development Zone, Anhui Province Applicant after: Anhui Changfei Advanced Semiconductor Co.,Ltd. Address before: 241000 1803, building 3, service outsourcing park, high tech Industrial Development Zone, Yijiang District, Wuhu City, Anhui Province Applicant before: WUHU QIDI SEMICONDUCTOR Co.,Ltd. |
|
CB02 | Change of applicant information | ||
GR01 | Patent grant | ||
GR01 | Patent grant | ||
CP03 | Change of name, title or address |
Address after: No. 82 Limin East Road, Matang Street, Yijiang District, Wuhu City, Anhui Province 241000 Patentee after: Anhui Changfei Advanced Semiconductor Co.,Ltd. Country or region after: China Address before: 1803, Building 3, Service Outsourcing Park, High tech Industrial Development Zone, Wuhu City, Anhui Province Patentee before: Anhui Changfei Advanced Semiconductor Co.,Ltd. Country or region before: China |
|
CP03 | Change of name, title or address |