[go: up one dir, main page]

CN112906880B - Adaptive neuron circuit based on memristor - Google Patents

Adaptive neuron circuit based on memristor Download PDF

Info

Publication number
CN112906880B
CN112906880B CN202110377410.8A CN202110377410A CN112906880B CN 112906880 B CN112906880 B CN 112906880B CN 202110377410 A CN202110377410 A CN 202110377410A CN 112906880 B CN112906880 B CN 112906880B
Authority
CN
China
Prior art keywords
memristor
voltage
capacitor
volatile
resistance
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN202110377410.8A
Other languages
Chinese (zh)
Other versions
CN112906880A (en
Inventor
李祎
卢一帆
缪向水
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Huazhong University of Science and Technology
Original Assignee
Huazhong University of Science and Technology
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Huazhong University of Science and Technology filed Critical Huazhong University of Science and Technology
Priority to CN202110377410.8A priority Critical patent/CN112906880B/en
Publication of CN112906880A publication Critical patent/CN112906880A/en
Application granted granted Critical
Publication of CN112906880B publication Critical patent/CN112906880B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06NCOMPUTING ARRANGEMENTS BASED ON SPECIFIC COMPUTATIONAL MODELS
    • G06N3/00Computing arrangements based on biological models
    • G06N3/02Neural networks
    • G06N3/06Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons
    • G06N3/063Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using electronic means

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Health & Medical Sciences (AREA)
  • Life Sciences & Earth Sciences (AREA)
  • Biomedical Technology (AREA)
  • Biophysics (AREA)
  • Theoretical Computer Science (AREA)
  • Evolutionary Computation (AREA)
  • General Engineering & Computer Science (AREA)
  • Data Mining & Analysis (AREA)
  • Artificial Intelligence (AREA)
  • General Health & Medical Sciences (AREA)
  • Molecular Biology (AREA)
  • Computing Systems (AREA)
  • Computational Linguistics (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Software Systems (AREA)
  • Neurology (AREA)
  • Micromachines (AREA)
  • Semiconductor Integrated Circuits (AREA)

Abstract

The invention provides a memristor-based adaptive neuron circuit, which comprises: the excitation pulse, the nonvolatile memristor and the capacitor form a charging loop; the volatile memristor, the capacitor and the resistor form a discharge loop; voltage signals at two ends of the resistor are used as output pulses of the neuron circuit; the working process is as follows: after the nonvolatile memristor receives an excitation pulse, a capacitor is charged through a charging loop, the voltage of the capacitor is gradually increased, when the voltage at two ends of the volatile memristor is smaller than the threshold voltage, the output pulse is 0, when the voltage at two ends of the volatile memristor is larger than or equal to the threshold voltage, the capacitor discharges through a discharging loop, and the voltage at two ends of the resistor serves as the output pulse to generate an action potential; under the action of the excitation pulse, the resistance value of the nonvolatile memristor is gradually increased, so that the generated action potential frequency is reduced gradually, and the characteristic that the neuron gradually adapts to constant external stimulation is simulated. The invention simulates the adaptive function of the neuron.

Description

一种基于忆阻器的自适应神经元电路A Memristor-Based Adaptive Neuron Circuit

技术领域technical field

本发明属于类脑仿生领域,更具体地,涉及一种基于忆阻器的自适应神经元电路。The invention belongs to the field of brain-like bionics, and more particularly, relates to an adaptive neuron circuit based on a memristor.

背景技术Background technique

模拟人脑的生理结构和工作机理构建仿生的神经计算系统是实现人工智能的重要途径。人类的大脑是由约百亿个神经元和约百万亿个突触构成,其中单个神经元与多个突出互联,形成复杂的网状结构,因此模拟人脑结构的前提是硬件实现神经元和突触两种基本单元。传统的人工神经元和人工突触是基于CMOS电路构建的,实现单个神经元或突触往往需要数十个甚至上百个晶体管,电路结构复杂,面积大,功耗高,不利于大规模集成。因此基于新型器件实现更小功耗更低的人工神经元和突触是神经形态计算领域的重要研究方向。It is an important way to realize artificial intelligence to build a bionic neural computing system by simulating the physiological structure and working mechanism of the human brain. The human brain is composed of about ten billion neurons and about one trillion synapses. A single neuron is interconnected with multiple protrusions to form a complex network structure. Therefore, the premise of simulating the structure of the human brain is that the hardware realizes the There are two basic units of synapse. Traditional artificial neurons and artificial synapses are constructed based on CMOS circuits. The realization of a single neuron or synapse often requires dozens or even hundreds of transistors. The circuit structure is complex, the area is large, and the power consumption is high, which is not conducive to large-scale integration. . Therefore, realizing artificial neurons and synapses with smaller power consumption and lower power consumption based on novel devices is an important research direction in the field of neuromorphic computing.

忆阻器的问世为解决这个问题提供了契机。目前基于忆阻器的人工突触已经取得巨大的进展,单个忆阻器件已经能够模拟突触的多种功能,同时基于忆阻器的人工神经元也已经取得了重要的突破,例如文献《An Artificial Neuron Based on aThresholdSwitching Memristor》中利用简单的电路结构,结合易失性忆阻器件实现神经元的多种功能。但这些工作往往是基于简化的IF神经元模型,忽略了大多数生物神经元动力学,例如某些生物神经元在接收到恒定的刺激时,会表现出一定的适应能力,具体表现为其产生的动作电位频率降低。The advent of the memristor provided an opportunity to solve this problem. At present, memristor-based artificial synapses have made great progress. A single memristor device has been able to simulate multiple functions of synapses. At the same time, memristor-based artificial neurons have also made important breakthroughs. For example, the literature "An Artificial Neuron Based on aThresholdSwitching Memristor" uses a simple circuit structure and combines volatile memristive devices to realize various functions of neurons. However, these works are often based on simplified IF neuron models, ignoring most biological neuron dynamics. For example, some biological neurons will show a certain ability to adapt when receiving constant stimulation, which is manifested in the production of The frequency of action potentials decreased.

因此有需要基于简单的电路结构实现一种自适应神经元电路,以模拟神经元可以适应恒定刺激的能力。Therefore, there is a need to implement an adaptive neuron circuit based on a simple circuit structure to simulate the ability of neurons to adapt to constant stimulation.

发明内容SUMMARY OF THE INVENTION

针对现有技术的缺陷,本发明的目的在于提供一种基于忆阻器的自适应神经元电路,旨在解决现有技术无法模拟神经元适应恒定刺激能力的问题。In view of the defects of the prior art, the purpose of the present invention is to provide a memristor-based adaptive neuron circuit, which aims to solve the problem that the prior art cannot simulate the ability of neurons to adapt to constant stimulation.

为实现上述目的,本发明提供了一种基于忆阻器的自适应神经元电路,包括:非易失性忆阻器、易失性忆阻器、电容以及电阻;To achieve the above object, the present invention provides a memristor-based adaptive neuron circuit, including: a nonvolatile memristor, a volatile memristor, a capacitor and a resistor;

所述非易失性忆阻器的第一端连接激励脉冲输入端,第二端分别连接电容的第一端和易失性忆阻器的第一端;若所述非易失性忆阻器的第一端接收到激励脉冲,所述非易失性忆阻器的电阻值会逐渐升高;所述易失性忆阻器两端的电压小于其阈值电压时,易失性忆阻器处于高阻态;所述易失性忆阻器两端的电压大于或等于其阈值电压时,易失性忆阻器处于低阻态;The first end of the nonvolatile memristor is connected to the excitation pulse input end, and the second end is respectively connected to the first end of the capacitor and the first end of the volatile memristor; if the nonvolatile memristor When the first end of the device receives the excitation pulse, the resistance value of the non-volatile memristor will gradually increase; when the voltage across the volatile memristor is less than its threshold voltage, the volatile memristor will in a high resistance state; when the voltage across the volatile memristor is greater than or equal to its threshold voltage, the volatile memristor is in a low resistance state;

所述易失性忆阻器的第二端连接电阻的第一端;所述电容的第二端和电阻的第二端均接地;所述激励脉冲、非易失性忆阻器以及电容构成充电回路;所述易失性忆阻器、电容以及电阻构成放电回路;所述激励脉冲作为神经元电路的输入脉冲,所述电阻两端的电压信号作为神经元电路的输出脉冲;The second end of the volatile memristor is connected to the first end of the resistor; the second end of the capacitor and the second end of the resistor are both grounded; the excitation pulse, the nonvolatile memristor and the capacitor constitute a charging circuit; the volatile memristor, the capacitor and the resistance constitute a discharge circuit; the excitation pulse is used as the input pulse of the neuron circuit, and the voltage signal at both ends of the resistance is used as the output pulse of the neuron circuit;

所述神经元电路的工作过程如下:非易失性忆阻器的第一端接收到激励脉冲后,电容通过充电回路充电,电容两端电压逐渐增大,当易失性忆阻器两端电压小于阈值电压时,输出脉冲为0,此过程为神经元积分过程;当易失性忆阻器两端电压大于或等于阈值电压时,电容通过放电回路放电,电阻两端电压作为输出脉冲产生动作电位,此过程为神经元的发放过程;The working process of the neuron circuit is as follows: after the first end of the non-volatile memristor receives the excitation pulse, the capacitor is charged through the charging circuit, and the voltage across the capacitor gradually increases. When the voltage is less than the threshold voltage, the output pulse is 0, and this process is a neuron integration process; when the voltage across the volatile memristor is greater than or equal to the threshold voltage, the capacitor discharges through the discharge circuit, and the voltage across the resistor is generated as an output pulse Action potential, this process is the firing process of neurons;

所述神经元电路的自适应过程为:在激励脉冲的作用下,所述非易失性忆阻器的阻值逐渐增大,导致电路中充电回路的时间常数逐渐增大,电容在恒定的激励脉冲下的充电速度会越来越慢,达到易失性忆阻器的阈值电压所需的时间逐渐增多,最终导致产生的所述动作电位频率越来越小,模拟了神经元对恒定的外界刺激逐渐适应的特性。The adaptive process of the neuron circuit is as follows: under the action of the excitation pulse, the resistance of the non-volatile memristor gradually increases, resulting in a gradual increase in the time constant of the charging loop in the circuit, and the capacitance is in a constant state. The charging speed under the excitation pulse will become slower and slower, and the time required to reach the threshold voltage of the volatile memristor will gradually increase, and finally the frequency of the action potential generated will become smaller and smaller, simulating the neuron's constant The characteristic of gradual adaptation to external stimuli.

在一个可选的示例中,所述电容为定值电容或者可变电容,电容值范围为10fF至10μF。In an optional example, the capacitor is a fixed value capacitor or a variable capacitor, and the capacitance value ranges from 10fF to 10μF.

在一个可选的示例中,所述电阻为定值电阻或可变电阻,电阻值大于易失性忆阻器开态电阻,同时小于易失性忆阻器关态电阻。In an optional example, the resistance is a fixed-value resistance or a variable resistance, and the resistance value is greater than the on-state resistance of the volatile memristor, and is smaller than the off-state resistance of the volatile memristor.

在一个可选的示例中,所述激励脉冲为电压脉冲或电流脉冲。In an optional example, the excitation pulse is a voltage pulse or a current pulse.

在一个可选的示例中,所述易失性忆阻器的第一端为活性电极端,第二端为惰性电极端。In an optional example, the first end of the volatile memristor is an active electrode end, and the second end is an inert electrode end.

在一个可选的示例中,在对非易失忆阻器施加激励脉冲之前,对非易失性忆阻器预先施加电压,使其变为低阻态。In an optional example, a voltage is pre-applied to the non-volatile memristor to bring it into a low resistance state prior to applying the excitation pulse to the non-volatile memristor.

总体而言,通过本发明所构思的以上技术方案与现有技术相比,具有以下有益效果:In general, compared with the prior art, the above technical solutions conceived by the present invention have the following beneficial effects:

本发明提供了一种基于忆阻器的自适应神经元电路,利用易失性忆阻器的阈值转变特性,结合外围电路,实现神经元积分发放等基本功能。本发明在恒定激励输入的状态下,处于低阻态的非易失性忆阻器阻值逐渐增大,导致电路中充电回路的时间常数逐渐增大,使得神经元对于输入的相应速度逐渐减小,以此实现神经元的自适应功能。The invention provides an adaptive neuron circuit based on a memristor, which utilizes the threshold transition characteristics of a volatile memristor and combines with a peripheral circuit to realize basic functions such as neuron integral discharge. In the present invention, in the state of constant excitation input, the resistance value of the non-volatile memristor in the low-resistance state gradually increases, which causes the time constant of the charging loop in the circuit to gradually increase, so that the corresponding speed of the neuron to the input gradually decreases. small, so as to realize the adaptive function of neurons.

本发明提供了一种基于忆阻器的自适应神经元电路,可以通过改变非易失性忆阻器的种类,基于不同的电阻窗口,调节神经元整体发放频率,使其适用于不同的场景。相比于传统的基于CMOS电路的自适应神经元,所述神经元电路面积小、能耗低,有利于在阵列中集成。The present invention provides an adaptive neuron circuit based on a memristor, which can adjust the overall firing frequency of neurons based on different resistance windows by changing the types of non-volatile memristors, making it suitable for different scenarios . Compared with the traditional adaptive neuron based on CMOS circuit, the neuron circuit has small area and low energy consumption, which is favorable for integration in an array.

附图说明Description of drawings

图1为本发明实例提供的基于忆阻器的自适应神经元电路结构示意图;1 is a schematic structural diagram of a memristor-based adaptive neuron circuit provided by an example of the present invention;

图2为本发明实施例提供的非易失性忆阻器在电脉冲作用下阻值变化示意图;FIG. 2 is a schematic diagram of the resistance value change of the nonvolatile memristor under the action of an electric pulse provided by an embodiment of the present invention;

图3为本发明实施例提供的易失性忆阻器的I-V特性示意图;3 is a schematic diagram of I-V characteristics of a volatile memristor provided by an embodiment of the present invention;

图4为本发明实施例提供的神经元电路产生动作电位的输入输出示意图;4 is a schematic diagram of the input and output of an action potential generated by a neuron circuit according to an embodiment of the present invention;

图5为本发明实施例提供的神经元电路在恒定电脉冲激励下自适应功能示意图。FIG. 5 is a schematic diagram of an adaptive function of a neuron circuit provided by an embodiment of the present invention under constant electrical pulse excitation.

具体实施方式Detailed ways

为了使本发明的目的、技术方案及优点更加清楚明白,以下结合附图及实施例,对本发明进行进一步详细说明。应当理解,此处所描述的具体实施例仅用以解释本发明,并不用于限定本发明。In order to make the objectives, technical solutions and advantages of the present invention clearer, the present invention will be further described in detail below with reference to the accompanying drawings and embodiments. It should be understood that the specific embodiments described herein are only used to explain the present invention, but not to limit the present invention.

图1为本发明实施例提供的基于忆阻器的自适应神经元电路。如图1所示,该神经元电路包含激励输入、电容C、电阻RO、非易失性忆阻器和易失性忆阻器。其中:FIG. 1 is a memristor-based adaptive neuron circuit according to an embodiment of the present invention. As shown in Figure 1, the neuron circuit contains excitation input, capacitance C, resistance RO , non-volatile memristor and volatile memristor. in:

激励输入、非易失性忆阻器和电容C构成充电回路。所述激励输入的上端与非易失性忆阻器的左端相连接,所述电容C的上端与非易失性忆阻器的右端相连接,所述激励输入的下端与所述电容C的下端互联并接地。易失性忆阻器、电容C与电阻RO构成放电回路。所述易失性忆阻器的左端与电容C的上端连接,所述易失性忆阻器的右端作为输出脉冲端,并与电阻RO的上端相连接,所述电容C的下端与电阻RO的上端相连接并接地。The excitation input, nonvolatile memristor, and capacitor C form the charging loop. The upper end of the excitation input is connected to the left end of the nonvolatile memristor, the upper end of the capacitor C is connected to the right end of the nonvolatile memristor, and the lower end of the excitation input is connected to the capacitor C. The lower end is interconnected and grounded. Volatile memristor, capacitor C and resistor RO form a discharge loop. The left end of the volatile memristor is connected to the upper end of the capacitor C, the right end of the volatile memristor is used as an output pulse end, and is connected to the upper end of the resistor RO , and the lower end of the capacitor C is connected to the resistor The upper end of R O is connected and grounded.

需要说明的是,若非易失性忆阻器的左端接收到激励脉冲,非易失性忆阻器的电阻值会逐渐升高;易失性忆阻器的左端为活性电极端,右端为惰性电极端,当易失性忆阻器两端的电压小于其阈值电压时,易失性忆阻器处于高阻态;当易失性忆阻器两端的电压大于或等于其阈值电压时,易失性忆阻器处于低阻态。It should be noted that if the left end of the non-volatile memristor receives the excitation pulse, the resistance value of the non-volatile memristor will gradually increase; the left end of the volatile memristor is the active electrode end, and the right end is the inert end Electrode terminal, when the voltage across the volatile memristor is less than its threshold voltage, the volatile memristor is in a high resistance state; when the voltage across the volatile memristor is greater than or equal to its threshold voltage, the volatile memristor is in a high resistance state. The sex memristor is in a low resistance state.

本申请提供的神经元电路利用电容C充放电导致易失性忆阻器发生阈值转变行为的过程,实现神经元的基本功能,同时利用非易失性忆阻器在激励输入下阻值增大的过程,增大充电回路的RC时间常数,模拟神经元对恒定刺激逐渐适应的特性。The neuron circuit provided by this application utilizes the process of charging and discharging the capacitor C to cause the threshold transition behavior of the volatile memristor to realize the basic function of the neuron, and at the same time utilizes the non-volatile memristor to increase the resistance value under the excitation input The process of increasing the RC time constant of the charging loop simulates the gradual adaptation of neurons to constant stimulation.

本发明基于简单的电路结构实现神经元积分发放,不应期等基本功能的同时,模拟神经元对恒定刺激的适应性能力。Based on a simple circuit structure, the invention realizes basic functions such as neuron integral discharge and refractory period, and at the same time simulates the neuron's adaptability to constant stimulation.

更进一步的,易失性忆阻器初始阻态为高阻态。在其两端电压从0增加到阈值电压Vth的过程中,该器件保持高阻态不变。在其两端电压大于阈值电压Vth后,该器件从高阻态转变为低阻态。在其两端电压逐渐减小至保持电压Vhold后,该器件从低阻态恢复到高阻态。其中阈值电压Vth大于保持电压VholdFurthermore, the initial resistance state of the volatile memristor is a high resistance state. The device remains in a high-impedance state as the voltage across it increases from 0 to the threshold voltage Vth . After the voltage across it is greater than the threshold voltage Vth , the device transitions from a high-impedance state to a low-impedance state. After the voltage across it is gradually reduced to the holding voltage Vhold , the device recovers from a low-impedance state to a high-impedance state. where the threshold voltage V th is greater than the hold voltage V hold .

更进一步的,非易失性忆阻器预先通过施加电压,使其变为低阻态。在激励脉冲的作用下,该器件的阻态会逐渐升高。Furthermore, non-volatile memristors are brought into a low resistance state by applying a voltage in advance. Under the action of the excitation pulse, the resistance state of the device will gradually increase.

更进一步的,所述电容C为固定电容或可变电容,电容值范围为10fF至10μF。所述电阻为定值电阻或可变电阻,电阻值大于易失性忆阻器开态电阻,同时小于易失性忆阻器关态电阻。所述激励脉冲为电流脉冲或电压脉冲。Further, the capacitor C is a fixed capacitor or a variable capacitor, and the capacitance value ranges from 10fF to 10μF. The resistance is a fixed-value resistance or a variable resistance, and the resistance value is greater than the on-state resistance of the volatile memristor, and is smaller than the off-state resistance of the volatile memristor at the same time. The excitation pulse is a current pulse or a voltage pulse.

更进一步的,在施加激励脉冲时,所述电路中电容C通过充电回路充电,当易失性忆阻器两端电压小于阈值电压Vth时,器件处于高阻态,此时充电回路的时间常数远小于放电回路时间常数,电容C两端电压逐渐增大。当所述电容C充电到一定程度时,易失性忆阻器两端电压超过阈值电压Vth,易失性忆阻器转变为低阻态,此时充电回路的时间常数远大于放电回路时间常数,电阻RO两端电压作为输出,产生动作电位。此过程实现神经元基本积分-发放功能。Further, when the excitation pulse is applied, the capacitor C in the circuit is charged through the charging loop. When the voltage across the volatile memristor is less than the threshold voltage V th , the device is in a high resistance state, and the charging loop time The constant is much smaller than the time constant of the discharge loop, and the voltage across the capacitor C gradually increases. When the capacitor C is charged to a certain level, the voltage across the volatile memristor exceeds the threshold voltage V th , and the volatile memristor changes to a low-resistance state. At this time, the time constant of the charging loop is much greater than the time of the discharging loop. Constant, the voltage across the resistor R O is used as the output, generating an action potential. This process realizes the basic integral-discharge function of neurons.

更进一步的,在施加激励输入的过程中,所述非易失性忆阻器会在电脉冲的作用下,阻值从小逐渐变大。在此过程中充电时间常数τ=C*R非易失性忆阻器会逐渐增大,所述神经元电路充电速度变慢,时间变长,产生动作电位的频率下降。此过程模拟了神经元对恒定输入逐渐适应的特性,即神经元的自适应功能。Furthermore, in the process of applying the excitation input, the resistance value of the non-volatile memristor will gradually increase from small to large under the action of the electric pulse. During this process, the charging time constant τ=C*R of the non-volatile memristor will gradually increase, the charging speed of the neuron circuit will become slower, the time will become longer, and the frequency of generating action potentials will decrease. This process simulates the neuron's property of gradually adapting to a constant input, i.e. the neuron's adaptive function.

在向非易失忆阻器施加激励脉冲之前,所述非易失性忆阻器预先通过施加电压,使其内部氧空位迁移形成氧空位导电丝,器件从高阻态变为低阻态。而后在激励脉冲的作用下,氧空位迁移,导电丝逐渐回缩,使得该器件的阻态会逐渐升高。图2为本发明实施例中非易失性忆阻器在电脉冲作用下阻值变化的示意图。Before applying an excitation pulse to the non-volatile memristor, the non-volatile memristor is pre-applied with a voltage to make its internal oxygen vacancies migrate to form an oxygen vacancy conductive wire, and the device changes from a high-resistance state to a low-resistance state. Then, under the action of the excitation pulse, the oxygen vacancies migrate and the conductive wire gradually retracts, so that the resistance state of the device will gradually increase. FIG. 2 is a schematic diagram of the resistance value change of the nonvolatile memristor under the action of an electric pulse in an embodiment of the present invention.

图3是本发明实施例中易失性忆阻器的I-V特性示意图,所述易失性忆阻器初始阻态为高阻态。在其两端电压从0增加到阈值电压Vth的过程中,上电极中Ag离子逐渐向功能层中迁移,但没有形成完整的导电丝,此时流经器件的电流极小,该器件保持高阻态不变。在其两端电压大于阈值电压Vth后,Ag离子迁移至下电极,器件中形成完整的金属导电丝,电流突然增大至限制电流,该器件从高阻态转变为低阻态。在其两端电压逐渐减小至保持电压Vhold后,器件中的导电丝自发断裂,电流突然间小,该器件从低阻态恢复到高阻态。其中阈值电压Vth大于保持电压Vhold3 is a schematic diagram of IV characteristics of a volatile memristor in an embodiment of the present invention, and the initial resistance state of the volatile memristor is a high resistance state. During the process of increasing the voltage across the device from 0 to the threshold voltage Vth , Ag ions in the upper electrode gradually migrate to the functional layer, but no complete conductive filament is formed. At this time, the current flowing through the device is extremely small, and the device remains The high-impedance state remains unchanged. When the voltage across its two ends is greater than the threshold voltage Vth , Ag ions migrate to the lower electrode, and a complete metal conductive wire is formed in the device, the current suddenly increases to limit the current, and the device changes from a high-resistance state to a low-resistance state. After the voltage at both ends of the device is gradually reduced to the holding voltage V hold , the conductive wire in the device breaks spontaneously, the current suddenly decreases, and the device recovers from a low-resistance state to a high-resistance state. where the threshold voltage V th is greater than the hold voltage V hold .

所述电容C为固定电容或可变电容,电容值范围为10fF至10μF,在本实施例中电容值为20nF。所述电阻为定值电阻或可变电阻,电阻值大于易失性忆阻器开态电阻,同时小于易失性忆阻器关态电阻,在本实施例中电阻值为10kΩ。所述激励脉冲为电流脉冲或电压脉冲,在本实施例中激励脉冲采用的是电压脉冲。The capacitor C is a fixed capacitor or a variable capacitor, and the capacitance value ranges from 10fF to 10μF, and in this embodiment, the capacitance value is 20nF. The resistance is a fixed-value resistance or a variable resistance, and the resistance value is greater than the on-state resistance of the volatile memristor and smaller than the off-state resistance of the volatile memristor, and in this embodiment, the resistance value is 10kΩ. The excitation pulse is a current pulse or a voltage pulse. In this embodiment, the excitation pulse is a voltage pulse.

所述神经元电路产生动作电位的过程如下:在施加激励脉冲时,所述电路中电容C通过充电回路充电,当易失性忆阻器两端电压小于阈值电压Vth时,器件处于高阻态,其电阻极大,此时充电回路的时间常数远小于放电回路时间常数,电容C两端电压逐渐增大。同时由于电阻RO远小于易失性忆阻器关态电阻,因此电路输出为0。这个过程为神经元的积分过程。当所述电容C充电到一定程度时,易失性忆阻器两端电压超过阈值电压Vth,易失性忆阻器转变为低阻态,电阻极小,此时充电回路的时间常数远大于放电回路时间常数,电容通过放电回路放电。同时电阻RO远大于易失性忆阻器开态电阻,因此其分压较大,因此电阻RO两端电压作为输出电压产生动作电位。这个过程为神经元的发放过程。上述实现神经元基本积分-发放功能。图4为本发明实施例神经元电路产生动作电位的输入输出示意图。其中积分过程为电容C的充电过程,发放过程为易失性忆阻器变为低阻导致电容C通过放电回路放电的过程。The process of generating the action potential in the neuron circuit is as follows: when the excitation pulse is applied, the capacitor C in the circuit is charged through the charging circuit, and when the voltage across the volatile memristor is less than the threshold voltage Vth , the device is in a high resistance At this time, the time constant of the charging loop is much smaller than the time constant of the discharging loop, and the voltage across the capacitor C gradually increases. At the same time, since the resistance R O is much smaller than the off-state resistance of the volatile memristor, the circuit output is 0. This process is the integration process of neurons. When the capacitor C is charged to a certain level, the voltage across the volatile memristor exceeds the threshold voltage V th , the volatile memristor changes to a low resistance state, and the resistance is extremely small. At this time, the time constant of the charging loop is very large. Due to the discharge loop time constant, the capacitor is discharged through the discharge loop. At the same time, the resistance R O is much larger than the on-state resistance of the volatile memristor, so its voltage division is large, so the voltage across the resistor R O is used as the output voltage to generate an action potential. This process is the firing process of neurons. The above realizes the basic integral-discharge function of neurons. FIG. 4 is a schematic diagram of the input and output of the action potential generated by the neuron circuit according to the embodiment of the present invention. The integration process is the charging process of the capacitor C, and the release process is the process in which the volatile memristor becomes low resistance, causing the capacitor C to discharge through the discharge circuit.

更进一步,所述神经元电路能够模拟神经元自适应的功能。以施加的激励脉冲为电压脉冲为例进行说明,电路中非易失性忆阻器实现置于低阻态,在施加电压脉冲的情况下,所述非易失性忆阻器的阻值逐渐增大(如图2所示),导致电路中充电回路的时间常数τ=C*R非易失性忆阻器逐渐增大。因此电容C在恒定的电压脉冲下的充电速度会越来越慢,达到易失性忆阻器的阈值电压所需的时间逐渐增多,最终导致产生的动作电位频率越来越小,模拟了神经元对恒定的外界刺激逐渐适应的特性。图5为本发明实施例神经元电路自适应功能示意图,如图5所示,在电压脉冲幅值和频率不变的情况下,动作电位的频率逐渐降低。Furthermore, the neuron circuit can simulate the function of neuron adaptation. Taking the applied excitation pulse as a voltage pulse as an example, the non-volatile memristor in the circuit is placed in a low resistance state. In the case of applying a voltage pulse, the resistance of the non-volatile memristor gradually increases. Increase (as shown in Figure 2), resulting in a gradual increase in the time constant of the charging loop in the circuit τ=C*R non-volatile memristor . Therefore, the charging speed of the capacitor C under a constant voltage pulse will become slower and slower, and the time required to reach the threshold voltage of the volatile memristor will gradually increase. The characteristic of the element gradually adapting to constant external stimuli. FIG. 5 is a schematic diagram of an adaptive function of a neuron circuit according to an embodiment of the present invention. As shown in FIG. 5 , when the voltage pulse amplitude and frequency remain unchanged, the frequency of the action potential gradually decreases.

上述为基于忆阻器的神经元功能原理介绍。具体地,所述自适应神经元电路具体构建方式如下:将制备的易失性忆阻器与电阻RO串联之后,再一起与电容C并联,随后再将非易失性忆阻器与电容C串联,激励输入施加到非易失性忆阻器的另一端上。测试过程中使用示波器检测电阻RO两端的电压信号,捕捉神经元产生的动作电位。The above is an introduction to the functional principle of memristor-based neurons. Specifically, the specific construction method of the adaptive neuron circuit is as follows: after the prepared volatile memristor is connected in series with the resistor R0 , it is connected in parallel with the capacitor C, and then the nonvolatile memristor is connected with the capacitor C is in series and the excitation input is applied to the other end of the nonvolatile memristor. During the test, an oscilloscope was used to detect the voltage signal across the resistor R O to capture the action potential generated by the neuron.

本领域的技术人员容易理解,以上所述仅为本发明的较佳实施例而已,并不用以限制本发明,凡在本发明的精神和原则之内所作的任何修改、等同替换和改进等,均应包含在本发明的保护范围之内。Those skilled in the art can easily understand that the above descriptions are only preferred embodiments of the present invention, and are not intended to limit the present invention. Any modifications, equivalent replacements and improvements made within the spirit and principles of the present invention, etc., All should be included within the protection scope of the present invention.

Claims (6)

1.一种基于忆阻器的自适应神经元电路,其特征在于,包括:非易失性忆阻器、易失性忆阻器、电容以及电阻;1. An adaptive neuron circuit based on a memristor, characterized in that, comprising: a nonvolatile memristor, a volatile memristor, a capacitor and a resistor; 所述非易失性忆阻器的第一端连接激励脉冲输入端,第二端分别连接电容的第一端和易失性忆阻器的第一端;若所述非易失性忆阻器的第一端接收到激励脉冲,所述非易失性忆阻器的电阻值会逐渐升高;所述易失性忆阻器两端的电压小于其阈值电压时,易失性忆阻器处于高阻态;所述易失性忆阻器两端的电压大于或等于其阈值电压时,易失性忆阻器处于低阻态;The first end of the nonvolatile memristor is connected to the excitation pulse input end, and the second end is respectively connected to the first end of the capacitor and the first end of the volatile memristor; if the nonvolatile memristor When the first end of the device receives the excitation pulse, the resistance value of the non-volatile memristor will gradually increase; when the voltage across the volatile memristor is less than its threshold voltage, the volatile memristor will in a high resistance state; when the voltage across the volatile memristor is greater than or equal to its threshold voltage, the volatile memristor is in a low resistance state; 所述易失性忆阻器的第二端连接电阻的第一端;所述电容的第二端和电阻的第二端均接地;所述激励脉冲、非易失性忆阻器以及电容构成充电回路;所述易失性忆阻器、电容以及电阻构成放电回路;所述激励脉冲作为神经元电路的输入脉冲,所述电阻两端的电压信号作为神经元电路的输出脉冲;The second end of the volatile memristor is connected to the first end of the resistor; the second end of the capacitor and the second end of the resistor are both grounded; the excitation pulse, the nonvolatile memristor and the capacitor constitute a charging circuit; the volatile memristor, the capacitor and the resistance constitute a discharge circuit; the excitation pulse is used as the input pulse of the neuron circuit, and the voltage signal at both ends of the resistance is used as the output pulse of the neuron circuit; 所述神经元电路的工作过程如下:非易失性忆阻器的第一端接收到激励脉冲后,电容通过充电回路充电,电容两端电压逐渐增大,当易失性忆阻器两端电压小于阈值电压时,输出脉冲为0,此过程为神经元积分过程;当易失性忆阻器两端电压大于或等于阈值电压时,电容通过放电回路放电,电阻两端电压作为输出脉冲产生动作电位,此过程为神经元的发放过程;The working process of the neuron circuit is as follows: after the first end of the non-volatile memristor receives the excitation pulse, the capacitor is charged through the charging circuit, and the voltage across the capacitor gradually increases. When the voltage is less than the threshold voltage, the output pulse is 0, and this process is a neuron integration process; when the voltage across the volatile memristor is greater than or equal to the threshold voltage, the capacitor discharges through the discharge circuit, and the voltage across the resistor is generated as an output pulse Action potential, this process is the firing process of neurons; 所述神经元电路的自适应过程为:在激励脉冲的作用下,所述非易失性忆阻器的阻值逐渐增大,导致神经元电路中充电回路的时间常数逐渐增大,电容在恒定的激励脉冲下的充电速度会越来越慢,达到易失性忆阻器的阈值电压所需的时间逐渐增多,最终导致产生的所述动作电位的频率越来越小,模拟了神经元对恒定的外界刺激逐渐适应的特性。The adaptive process of the neuron circuit is: under the action of the excitation pulse, the resistance of the non-volatile memristor gradually increases, resulting in a gradual increase in the time constant of the charging circuit in the neuron circuit, and the capacitance is With a constant excitation pulse, the charging speed will be slower and slower, and the time required to reach the threshold voltage of the volatile memristor will gradually increase, eventually resulting in a lower and lower frequency of the action potential generated, simulating a neuron The characteristic of gradual adaptation to constant external stimuli. 2.根据权利要求1所述的自适应神经元电路,其特征在于,所述电容为定值电容或者可变电容,电容值范围为10fF至10μF。2 . The adaptive neuron circuit according to claim 1 , wherein the capacitor is a fixed-value capacitor or a variable capacitor, and the capacitance value ranges from 10 fF to 10 μF. 3 . 3.根据权利要求1所述的自适应神经元电路,其特征在于,所述电阻为定值电阻或可变电阻,电阻值大于易失性忆阻器开态电阻,同时小于易失性忆阻器关态电阻。3. The adaptive neuron circuit according to claim 1, wherein the resistance is a fixed-value resistance or a variable resistance, and the resistance value is greater than the on-state resistance of the volatile memristor, and is smaller than that of the volatile memristor. Resistor off-state resistance. 4.根据权利要求1所述的自适应神经元电路,其特征在于,所述激励脉冲为电压脉冲或电流脉冲。4. The adaptive neuron circuit according to claim 1, wherein the excitation pulse is a voltage pulse or a current pulse. 5.根据权利要求1所述的自适应神经元电路,其特征在于,所述易失性忆阻器的第一端为活性电极端,第二端为惰性电极端。5 . The adaptive neuron circuit according to claim 1 , wherein the first end of the volatile memristor is an active electrode end, and the second end is an inert electrode end. 6 . 6.根据权利要求1至5任一项所述的自适应神经元电路,其特征在于,在对非易失忆阻器施加激励脉冲之前,对非易失性忆阻器预先施加电压,使其变为低阻态。6 . The adaptive neuron circuit according to claim 1 , wherein before applying the excitation pulse to the non-volatile memristor, a voltage is pre-applied to the non-volatile memristor to make it into a low resistance state.
CN202110377410.8A 2021-04-08 2021-04-08 Adaptive neuron circuit based on memristor Active CN112906880B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN202110377410.8A CN112906880B (en) 2021-04-08 2021-04-08 Adaptive neuron circuit based on memristor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN202110377410.8A CN112906880B (en) 2021-04-08 2021-04-08 Adaptive neuron circuit based on memristor

Publications (2)

Publication Number Publication Date
CN112906880A CN112906880A (en) 2021-06-04
CN112906880B true CN112906880B (en) 2022-04-26

Family

ID=76110273

Family Applications (1)

Application Number Title Priority Date Filing Date
CN202110377410.8A Active CN112906880B (en) 2021-04-08 2021-04-08 Adaptive neuron circuit based on memristor

Country Status (1)

Country Link
CN (1) CN112906880B (en)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN113532489A (en) * 2021-06-25 2021-10-22 西安交通大学 A Capacitive Sensing Architecture Based on Mott Insulator Memristor
CN114648108B (en) * 2022-04-20 2024-09-03 华中科技大学 Self-adaptive bionic neuron circuit and bionic neuron self-adaptive simulation method
CN114970840B (en) * 2022-05-17 2024-08-27 华中科技大学 Irregular discharge bionic neuron circuit and discharge bionic method thereof
CN115688891A (en) * 2022-11-15 2023-02-03 北京大学 Plastic neuron circuit and application thereof
CN115906961B (en) * 2023-02-22 2023-05-16 北京大学 Self-adaptive artificial pulse neuron circuit based on volatile threshold resistance variable memristor

Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106845634A (en) * 2016-12-28 2017-06-13 华中科技大学 A kind of neuron circuit based on memory resistor
CN107909146A (en) * 2017-11-13 2018-04-13 中国科学院微电子研究所 Neuron circuit based on volatile threshold transition device
CN108962316A (en) * 2018-06-25 2018-12-07 华中科技大学 Content addressable storage unit and data search matching process based on memristor and CMOS
CN109102071A (en) * 2018-08-07 2018-12-28 中国科学院微电子研究所 Neuron circuit and neural network circuit
CN109447250A (en) * 2018-09-14 2019-03-08 华中科技大学 A kind of artificial neuron based on battery effect in memristor
CN110991629A (en) * 2019-11-02 2020-04-10 复旦大学 Memristor-based neuron circuit
CN111461312A (en) * 2020-03-26 2020-07-28 华中科技大学 A Memristor-Based Randomly Dropping Neurons
CN111641405A (en) * 2020-06-02 2020-09-08 中北大学 Random frequency triangular wave generator based on diffusion memristor
CN112289930A (en) * 2020-10-29 2021-01-29 华中科技大学 Cu with volatility and non-volatilityxO memristor and regulation and control method thereof
CN112598124A (en) * 2020-12-28 2021-04-02 清华大学 Neuron analog circuit and neural network device

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103246904B (en) * 2013-05-24 2016-04-06 北京大学 Time correlation based on resistive memristor learns neuron circuit and its implementation
KR101917540B1 (en) * 2017-12-11 2018-11-09 성균관대학교산학협력단 Vertical tunneling random access memory
US11977973B2 (en) * 2018-11-29 2024-05-07 Electronics And Telecommunications Research Institute Neuron circuit and operating method thereof

Patent Citations (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106845634A (en) * 2016-12-28 2017-06-13 华中科技大学 A kind of neuron circuit based on memory resistor
CN107909146A (en) * 2017-11-13 2018-04-13 中国科学院微电子研究所 Neuron circuit based on volatile threshold transition device
CN108962316A (en) * 2018-06-25 2018-12-07 华中科技大学 Content addressable storage unit and data search matching process based on memristor and CMOS
CN109102071A (en) * 2018-08-07 2018-12-28 中国科学院微电子研究所 Neuron circuit and neural network circuit
CN109447250A (en) * 2018-09-14 2019-03-08 华中科技大学 A kind of artificial neuron based on battery effect in memristor
CN110991629A (en) * 2019-11-02 2020-04-10 复旦大学 Memristor-based neuron circuit
CN111461312A (en) * 2020-03-26 2020-07-28 华中科技大学 A Memristor-Based Randomly Dropping Neurons
CN111641405A (en) * 2020-06-02 2020-09-08 中北大学 Random frequency triangular wave generator based on diffusion memristor
CN112289930A (en) * 2020-10-29 2021-01-29 华中科技大学 Cu with volatility and non-volatilityxO memristor and regulation and control method thereof
CN112598124A (en) * 2020-12-28 2021-04-02 清华大学 Neuron analog circuit and neural network device

Non-Patent Citations (2)

* Cited by examiner, † Cited by third party
Title
Low-Power Artificial Neurons Based on Ag/TiN/HfAlOx/Pt Threshold Switching Memristor for Neuromorphic Computing;Yi-Fan Lu等;《IEEE ELECTRON DEVICE LETTERS》;20200831;第1245-1247页 *
基于忆阻器模拟神经突触的研究;蔡宣敬;《基于忆阻器模拟神经突触的研究》;20180715;第I135-213页 *

Also Published As

Publication number Publication date
CN112906880A (en) 2021-06-04

Similar Documents

Publication Publication Date Title
CN112906880B (en) Adaptive neuron circuit based on memristor
CN106845634B (en) A kind of neuron circuit based on memory resistor
CN107909146B (en) Neuron circuit based on volatile threshold transition device
CN111967589B (en) Neuron simulation circuit, driving method thereof and neural network device
CN103078054B (en) Unit, device and method for simulating biological neuron and neuronal synapsis
CN102456157B (en) Neuron chip and neural network
CN109447250B (en) An artificial neuron based on the battery effect in memristors
CN103580668B (en) A kind of associative memory circuit based on memristor
CN112598124B (en) Neuron analog circuit and neural network device
US11468300B2 (en) Circuit structure and driving method thereof, neural network
KR20130036318A (en) Methods and systems for three-memristor synapse with stdp and dopamine signaling
Milo et al. Attractor networks and associative memories with STDP learning in RRAM synapses
CN103078055A (en) Unit, device and method for simulating biological neuronal synapsis
CN114648108B (en) Self-adaptive bionic neuron circuit and bionic neuron self-adaptive simulation method
CN115906961B (en) Self-adaptive artificial pulse neuron circuit based on volatile threshold resistance variable memristor
Mahalanabis et al. Demonstration of spike timing dependent plasticity in CBRAM devices with silicon neurons
CN112801284A (en) Power-less neuron circuit using p-n-p-n diode
JP2020154412A (en) Neural network apparatus
Milo et al. Resistive switching synapses for unsupervised learning in feed-forward and recurrent neural networks
CN114757345A (en) Memristor association memory neural network circuit and control method thereof
CN114970840B (en) Irregular discharge bionic neuron circuit and discharge bionic method thereof
CN114792130A (en) An artificial neuron with leak-integrate-fire function
Parmar et al. Short-term plasticity circuit device exploration in the MASTISK neuromorphic framework
Lorenzi et al. Memristor based neuromorphic circuit for visual pattern recognition
Wu et al. Enabling bio-plausible multi-level stdp using cmos neurons with dendrites and bistable rrams

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant