CN112688788B - Discrete PD circuit and power supply system - Google Patents
Discrete PD circuit and power supply system Download PDFInfo
- Publication number
- CN112688788B CN112688788B CN202011492754.5A CN202011492754A CN112688788B CN 112688788 B CN112688788 B CN 112688788B CN 202011492754 A CN202011492754 A CN 202011492754A CN 112688788 B CN112688788 B CN 112688788B
- Authority
- CN
- China
- Prior art keywords
- resistor
- diode
- circuit
- power supply
- switch tube
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000001514 detection method Methods 0.000 claims abstract description 26
- 239000003990 capacitor Substances 0.000 claims description 39
- 230000000087 stabilizing effect Effects 0.000 claims 3
- 230000015556 catabolic process Effects 0.000 description 4
- 238000010586 diagram Methods 0.000 description 4
- 239000000463 material Substances 0.000 description 2
- 238000000034 method Methods 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 230000002159 abnormal effect Effects 0.000 description 1
- 230000009286 beneficial effect Effects 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 238000007599 discharging Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000012358 sourcing Methods 0.000 description 1
Images
Landscapes
- Electronic Switches (AREA)
- Direct Current Feeding And Distribution (AREA)
Abstract
Description
技术领域technical field
本发明涉及POE技术领域,特别是涉及一种分立PD电路及供电系统。The present invention relates to the technical field of POE, in particular to a discrete PD circuit and a power supply system.
背景技术Background technique
目前,在POE(Power Over Ethernet,以太网供电)供电系统中,IEEE Std 802.3标准要求PD端电压输入范围为36V~57V,传统集成PD(Powered Decices,受电设备)芯片就是按照此标准进行相关设计,但随着工程应用的变化,24V非标准POE供电也演变为主流供电需求,越来越多的产品要求支持双标(标准/非标准)POE供电。但是,仅使用单一传统集成PD芯片无法实现全部的供电需求。At present, in the POE (Power Over Ethernet, Power over Ethernet) power supply system, the IEEE Std 802.3 standard requires that the PD terminal voltage input range is 36V to 57V, and the traditional integrated PD (Powered Decices, powered equipment) chip is related to this standard. However, with changes in engineering applications, 24V non-standard POE power supply has also evolved into the mainstream power supply demand, and more and more products require support for dual-standard (standard/non-standard) POE power supply. However, all power supply requirements cannot be realized using only a single traditional integrated PD chip.
在现有技术中,实现双标POE供电需要使用带有特殊功能集成PD芯片(如带有APD功能集成PD芯片),成本较高。In the prior art, an integrated PD chip with a special function (for example, an integrated PD chip with an APD function) is required to implement dual-standard POE power supply, and the cost is relatively high.
发明内容Contents of the invention
本发明实施例所要解决的技术问题是:提供一种分立PD电路及供电系统,避免特殊功能集成PD芯片的使用,降低双标POE供电的成本。The technical problem to be solved by the embodiments of the present invention is to provide a discrete PD circuit and power supply system, avoid the use of special function integrated PD chips, and reduce the cost of dual-standard POE power supply.
为了解决上述技术问题,第一方面,本发明实施例提供一种分立PD电路,所述分立PD电路包括侦测电路、分级电路以及供电电路;其中,In order to solve the above technical problems, in the first aspect, an embodiment of the present invention provides a discrete PD circuit, the discrete PD circuit includes a detection circuit, a classification circuit, and a power supply circuit; wherein,
所述侦测电路的第一端与供电正极连接,所述侦测电路的第二端与供电负极连接;The first end of the detection circuit is connected to the positive pole of the power supply, and the second end of the detection circuit is connected to the negative pole of the power supply;
所述分级电路的第一端与所述供电正极连接,所述分级电路的第二端与所述供电负极连接;The first end of the classification circuit is connected to the positive pole of the power supply, and the second end of the classification circuit is connected to the negative pole of the power supply;
所述供电电路的第一端与所述供电正极连接,所述供电电路的第二端与所述供电负极连接。The first terminal of the power supply circuit is connected to the positive pole of the power supply, and the second terminal of the power supply circuit is connected to the negative pole of the power supply.
作为一个优选方案,所述侦测电路包括第一电容以及第一电阻;其中,As a preferred solution, the detection circuit includes a first capacitor and a first resistor; wherein,
所述第一电容的一端与所述侦测电路的第一端连接,所述第一电容的另一端与所述侦测电路的第二端连接;One end of the first capacitor is connected to the first end of the detection circuit, and the other end of the first capacitor is connected to the second end of the detection circuit;
所述第一电阻与所述第一电容并联连接。The first resistor is connected in parallel with the first capacitor.
作为一个优选方案,所述分级电路包括第二电阻、第三电阻、第一二极管、第四电阻、第一开关管、第五电阻、第二二极管、第六电阻、第七电阻、第八电阻、第二开关管以及第三二极管;其中,As a preferred solution, the grading circuit includes a second resistor, a third resistor, a first diode, a fourth resistor, a first switch tube, a fifth resistor, a second diode, a sixth resistor, and a seventh resistor , the eighth resistor, the second switch tube and the third diode; where,
所述第二电阻的一端与所述分级电路的第二端连接,所述第二电阻的另一端与所述第三电阻的一端连接;One end of the second resistor is connected to the second end of the classification circuit, and the other end of the second resistor is connected to one end of the third resistor;
所述第三电阻的另一端与所述第一二极管的正极连接;The other end of the third resistor is connected to the anode of the first diode;
所述第一二极管的另一端与所述分级电路的第一端连接;The other end of the first diode is connected to the first end of the classification circuit;
所述第四电阻的一端与所述第三电阻的一端连接,所述第四电阻的另一端与所述第一开关管的第一端连接;One end of the fourth resistor is connected to one end of the third resistor, and the other end of the fourth resistor is connected to the first end of the first switch tube;
所述第一开关管的第二端与所述分级电路的第二端连接,所述第一开关管的第三端与所述第五电阻的一端连接;The second end of the first switch tube is connected to the second end of the classification circuit, and the third end of the first switch tube is connected to one end of the fifth resistor;
所述第五电阻的另一端与所述分级电路的第一端连接;The other end of the fifth resistor is connected to the first end of the classification circuit;
所述第二二极管的正极与所述第一开关管的第二端连接,所述第二二极管的负极与所述第一开关管的第三端连接;The anode of the second diode is connected to the second end of the first switch tube, and the cathode of the second diode is connected to the third end of the first switch tube;
所述第六电阻的一端与所述分级电路的第一端连接,所述第六电阻的另一端与所述第三二极管的负极连接;One end of the sixth resistor is connected to the first end of the classification circuit, and the other end of the sixth resistor is connected to the cathode of the third diode;
所述第七电阻与所述第六电阻并联连接;The seventh resistor is connected in parallel with the sixth resistor;
所述第八电阻与所述第六电阻并联连接;The eighth resistor is connected in parallel with the sixth resistor;
所述第三二极管的正极与所述第二开关管的第三端连接;The anode of the third diode is connected to the third terminal of the second switch tube;
所述第二开关管的第一端与所述第一开关管的第三端连接,所述第二开关管的第二端与所述第一开关管的第二端连接。The first end of the second switch transistor is connected to the third end of the first switch transistor, and the second end of the second switch transistor is connected to the second end of the first switch transistor.
作为一个优选方案,所述第一开关管为NPN型三极管,则,所述第一开关管的第一端为基极,所述第一开关管的第二端为发射极,所述第一开关管的第三端为集电极;As a preferred solution, the first switch tube is an NPN transistor, then the first end of the first switch tube is a base, the second end of the first switch tube is an emitter, and the first The third end of the switch tube is the collector;
所述第二开关管为NMOS管,则,所述第二开关管的第一端为栅极,所述第二开关管的第二端为源极,所述第二开关管的第三端为漏极。The second switch tube is an NMOS tube, and the first end of the second switch tube is a gate, the second end of the second switch tube is a source, and the third end of the second switch tube is for the drain.
作为一个优选方案,所述第一二极管为稳压二极管;As a preferred solution, the first diode is a Zener diode;
所述第二二极管为稳压二极管;The second diode is a Zener diode;
所述第三二极管为稳压二极管。The third diode is a Zener diode.
作为一个优选方案,所述供电电路包括第四二极管、第九电阻、第五二极管、第二电容、第十电阻、第三开关管、第十一电阻、第四开关管、第十二电阻、第三电容、第十三电阻、第五开关管以及后级负载;其中,As a preferred solution, the power supply circuit includes a fourth diode, a ninth resistor, a fifth diode, a second capacitor, a tenth resistor, a third switch tube, an eleventh resistor, a fourth switch tube, a Twelve resistors, a third capacitor, a thirteenth resistor, a fifth switch tube, and a post-stage load; wherein,
所述第四二极管的正极与所述供电电路的第二端连接,所述第四二极管的负极与所述第九电阻的一端连接;The anode of the fourth diode is connected to the second end of the power supply circuit, and the cathode of the fourth diode is connected to one end of the ninth resistor;
所述第九电阻的另一端与所述第五二极管的正极连接;The other end of the ninth resistor is connected to the anode of the fifth diode;
所述第五二极管的负极与所述供电电路的第一端连接;The cathode of the fifth diode is connected to the first end of the power supply circuit;
所述第二电容的一端与所述第三开关管的第二端连接,所述第二电容的另一端与所述第三开关管的第一端连接;One end of the second capacitor is connected to the second end of the third switch tube, and the other end of the second capacitor is connected to the first end of the third switch tube;
所述第十电阻与所述第二电容并联连接;The tenth resistor is connected in parallel with the second capacitor;
所述第三开关管的第一端与所述第九电阻的一端连接,所述第三开关管的第二端与所述供电电路的第二端连接,所述第三开关管的第三端与所述第四开关管的第二端连接;The first end of the third switch tube is connected to one end of the ninth resistor, the second end of the third switch tube is connected to the second end of the power supply circuit, and the third end of the third switch tube The end is connected to the second end of the fourth switching tube;
所述第十一电阻的一端与所述第三开关管的第一端连接,所述第十一电阻的另一端与所述第四开关管的第一端连接;One end of the eleventh resistor is connected to the first end of the third switch tube, and the other end of the eleventh resistor is connected to the first end of the fourth switch tube;
所述第四开关管的第三端与所述第十二电阻的一端连接;The third end of the fourth switch tube is connected to one end of the twelfth resistor;
所述第十二电阻的另一端与所述第五开关管的第一端连接;The other end of the twelfth resistor is connected to the first end of the fifth switch tube;
所述第三电容的一端与所述第五开关管的第一端连接,所述第三电容的另一端与所述第五开关管的第二端连接;One end of the third capacitor is connected to the first end of the fifth switch tube, and the other end of the third capacitor is connected to the second end of the fifth switch tube;
所述第十三电阻与所述第三电容并联连接;The thirteenth resistor is connected in parallel with the third capacitor;
所述第五开关管的第二端与所述供电电路的第一端连接,所述第五开关管的第三端与所述后级负载的正极连接;The second end of the fifth switch tube is connected to the first end of the power supply circuit, and the third end of the fifth switch tube is connected to the positive pole of the subsequent load;
所述后级负载的负极与所述第四开关管的第二端连接。The negative electrode of the post-stage load is connected to the second end of the fourth switch tube.
作为一个优选方案,所述供电电路还包括第六二极管以及第十四电阻,所述第六二极管与所述第十四电阻设置于所述后级负载的负极与所述第四开关管的第二端之间;其中,As a preferred solution, the power supply circuit further includes a sixth diode and a fourteenth resistor, the sixth diode and the fourteenth resistor are arranged between the negative pole of the subsequent load and the fourth between the second ends of the switch tube; among them,
所述第六二极管的正极与所述后级负载的负极连接,所述第六二极管的负极与所述第十四电阻的一端连接;The anode of the sixth diode is connected to the cathode of the subsequent load, and the cathode of the sixth diode is connected to one end of the fourteenth resistor;
所述第十四电阻的另一端与所述第四开关管的第二端连接。The other end of the fourteenth resistor is connected to the second end of the fourth switch tube.
作为一个优选方案,所述第四二极管为稳压二极管;As a preferred solution, the fourth diode is a Zener diode;
所述第五二极管为稳压二极管;The fifth diode is a Zener diode;
所述第六二极管为整流二极管。The sixth diode is a rectifier diode.
作为一个优选方案,所述第三开关管为NMOS管,则,所述第三开关管的第一端为栅极,所述第三开关管的第二端为源极,所述第三开关管的第三端为漏极;As a preferred solution, the third switch tube is an NMOS tube, then, the first end of the third switch tube is a gate, the second end of the third switch tube is a source, and the third switch The third end of the tube is the drain;
所述第四开关管为NPN型三极管,则,所述第四开关管的第一端为基极,所述第四开关管的第二端为发射极,所述第四开关管的第三端为集电极;The fourth switch tube is an NPN transistor, and the first end of the fourth switch tube is a base, the second end of the fourth switch tube is an emitter, and the third end of the fourth switch tube is an emitter. The terminal is the collector;
所述第五开关管为PMOS管,则,所述第五开关管的第一端为栅极,所述第五开关管的第二端为源极,所述第五开关管的第三端为漏极。The fifth switch tube is a PMOS tube, and the first end of the fifth switch tube is a gate, the second end of the fifth switch tube is a source, and the third end of the fifth switch tube for the drain.
为了解决上述技术问题,第二方面,本发明实施例提供一种供电系统,所述供电系统包括第一方面任一项所述的分立PD电路。In order to solve the above technical problem, in a second aspect, an embodiment of the present invention provides a power supply system, where the power supply system includes the discrete PD circuit described in any one of the first aspect.
与现有技术相比,本发明实施例提供的一种分立PD电路及供电系统,其有益效果在于:采用简单的稳压二极管、三极管、MOS管设计了一种分立PD电路,能够同时满足标准POE供电和非标准POE供电,支持22V~57V的宽电压输入;而且避免了特殊功能集成PD芯片的使用,降低了物料成本,实现了一种低功耗、低成本的双标POE供电设计。Compared with the prior art, a discrete PD circuit and a power supply system provided by the embodiment of the present invention have beneficial effects in that: a discrete PD circuit is designed by using a simple Zener diode, triode, and MOS tube, which can simultaneously meet the standard POE power supply and non-standard POE power supply, support wide voltage input from 22V to 57V; and avoid the use of special function integrated PD chips, reduce material costs, and realize a low-power, low-cost dual-standard POE power supply design.
附图说明Description of drawings
为了更清楚地说明本发明实施例的技术特征,下面将对本发明实施例中所需要使用的附图做简单地介绍,显而易见地,下面所描述的附图仅仅是本发明的一些实施例,对于本领域技术人员来说,在不付出创造性劳动的前提下,还可以根据这些附图获得其他的附图。In order to more clearly illustrate the technical features of the embodiments of the present invention, the following will briefly introduce the accompanying drawings that need to be used in the embodiments of the present invention. Obviously, the accompanying drawings described below are only some embodiments of the present invention. Those skilled in the art can also obtain other drawings based on these drawings without any creative work.
图1是本发明提供的一种分立PD电路的一个优选实施例的结构示意图;FIG. 1 is a schematic structural diagram of a preferred embodiment of a discrete PD circuit provided by the present invention;
图2是本发明提供的一种分立PD电路的一个优选实施例的电路示意图;Fig. 2 is a schematic circuit diagram of a preferred embodiment of a discrete PD circuit provided by the present invention;
图3是本发明提供的一种分立PD电路的另一个优选实施例的电路示意图。Fig. 3 is a schematic circuit diagram of another preferred embodiment of a discrete PD circuit provided by the present invention.
具体实施方式Detailed ways
为了对本发明的技术特征、目的、效果有更加清楚的理解,下面结合附图和实施例,对本发明的具体实施方式作进一步详细描述。以下实施例仅用于说明本发明,但是不用来限制本发明的保护范围。基于本发明的实施例,本领域技术人员在没有付出创造性劳动的前提下所获得的其他实施例,都应属于本发明的保护范围。In order to have a clearer understanding of the technical features, purpose, and effects of the present invention, the specific implementation manners of the present invention will be further described in detail below in conjunction with the accompanying drawings and embodiments. The following examples are only used to illustrate the present invention, but are not used to limit the protection scope of the present invention. Based on the embodiments of the present invention, other embodiments obtained by those skilled in the art without making creative efforts shall all belong to the protection scope of the present invention.
在本发明的描述中,应当理解的是,本文中的编号本身,例如“第一”、“第二”等,仅用于区分所描述的对象,不具有顺序或者技术含义,不能理解为规定或者暗示所描述的对象的重要性。In the description of the present invention, it should be understood that the numbers themselves, such as "first", "second", etc., are only used to distinguish the described objects, and have no order or technical meaning, and cannot be interpreted as stipulating Or hint at the importance of the object being described.
在发明的描述中,需要说明的是,除非另有明确的规定和限定,术语“相连”、“连接”应做广义理解,例如,可以是固定连接,也可以是可拆卸连接,或一体地连接;可以是机械连接,也可以是电连接;可以是直接相连,也可以通过中间媒介间接相连,可以是两个元件内部的连通。对于本领域的普通技术人员而言,可以具体情况理解上述术语在本发明中的具体含义。In the description of the invention, it should be noted that unless otherwise specified and limited, the terms "connected" and "connected" should be understood in a broad sense, for example, it can be a fixed connection, a detachable connection, or an integrated Connection; it can be a mechanical connection or an electrical connection; it can be a direct connection or an indirect connection through an intermediary, and it can be the internal communication of two components. Those of ordinary skill in the art can understand the specific meanings of the above terms in the present invention in specific situations.
图1所示为本发明提供的一种分立PD电路的一个优选实施例的结构示意图。FIG. 1 is a schematic structural diagram of a preferred embodiment of a discrete PD circuit provided by the present invention.
如图1所示,所述分立PD电路包括侦测电路100、分级电路200以及供电电路300;其中,As shown in FIG. 1, the discrete PD circuit includes a
所述侦测电路100的第一端与供电正极P1连接,所述侦测电路100的第二端与供电负极N1连接;The first end of the
所述分级电路200的第一端与所述供电正极P1连接,所述分级电路200的第二端与所述供电负极N1连接;The first end of the
所述供电电路300的第一端与所述供电正极P1连接,所述供电电路300的第二端与所述供电负极N1连接。A first end of the
本发明实施例提供的一种分立PD电路,避免了特殊功能集成PD芯片的使用,降低了双标POE供电的成本。The discrete PD circuit provided by the embodiment of the present invention avoids the use of a special-function integrated PD chip, and reduces the cost of dual-standard POE power supply.
在一个优选实施例中,如图2所示,所述侦测电路100包括第一电容C1以及第一电阻R1;其中,In a preferred embodiment, as shown in FIG. 2, the
所述第一电容C1的一端与所述侦测电路100的第一端连接,所述第一电容C1的另一端与所述侦测电路100的第二端连接;One end of the first capacitor C1 is connected to the first end of the
所述第一电阻R1与所述第一电容C1并联连接。The first resistor R1 is connected in parallel with the first capacitor C1.
在一个优选实施例中,如图2所示,所述分级电路200包括第二电阻R2、第三电阻R3、第一二极管D1、第四电阻R4、第一开关管Q1、第五电阻R5、第二二极管D2、第六电阻R6、第七电阻R7、第八电阻R8、第二开关管Q2以及第三二极管D3;其中,In a preferred embodiment, as shown in FIG. 2, the
所述第二电阻R2的一端与所述分级电路200的第二端连接,所述第二电阻R2的另一端与所述第三电阻R3的一端连接;One end of the second resistor R2 is connected to the second end of the
所述第三电阻R3的另一端与所述第一二极管D1的正极连接;The other end of the third resistor R3 is connected to the anode of the first diode D1;
所述第一二极管D1的另一端与所述分级电路200的第一端连接;The other end of the first diode D1 is connected to the first end of the
所述第四电阻R4的一端与所述第三电阻R3的一端连接,所述第四电阻R4的另一端与所述第一开关管Q1的第一端连接;One end of the fourth resistor R4 is connected to one end of the third resistor R3, and the other end of the fourth resistor R4 is connected to the first end of the first switching tube Q1;
所述第一开关管Q1的第二端与所述分级电路200的第二端连接,所述第一开关管Q1的第三端与所述第五电阻R5的一端连接;The second end of the first switching transistor Q1 is connected to the second end of the
所述第五电阻R5的另一端与所述分级电路200的第一端连接;The other end of the fifth resistor R5 is connected to the first end of the
所述第二二极管D2的正极与所述第一开关管Q1的第二端连接,所述第二二极管D2的负极与所述第一开关管Q1的第三端连接;The anode of the second diode D2 is connected to the second end of the first switching transistor Q1, and the cathode of the second diode D2 is connected to the third end of the first switching transistor Q1;
所述第六电阻R6的一端与所述分级电路200的第一端连接,所述第六电阻R6的另一端与所述第三二极管D3的负极连接;One end of the sixth resistor R6 is connected to the first end of the
所述第七电阻R7与所述第六电阻R6并联连接;The seventh resistor R7 is connected in parallel with the sixth resistor R6;
所述第八电阻R8与所述第六电阻R6并联连接;The eighth resistor R8 is connected in parallel with the sixth resistor R6;
所述第三二极管D3的正极与所述第二开关管Q2的第三端连接;The anode of the third diode D3 is connected to the third end of the second switching transistor Q2;
所述第二开关管Q2的第一端与所述第一开关管Q1的第三端连接,所述第二开关管Q2的第二端与所述第一开关管Q1的第二端连接。A first end of the second switching transistor Q2 is connected to a third end of the first switching transistor Q1, and a second end of the second switching transistor Q2 is connected to a second end of the first switching transistor Q1.
进一步的,所述第一开关管Q1为NPN型三极管,则,所述第一开关管Q1的第一端为基极,所述第一开关管Q2的第二端为发射极,所述第一开关管Q1的第三端为集电极;Further, the first switching transistor Q1 is an NPN transistor, then the first end of the first switching transistor Q1 is a base, the second end of the first switching transistor Q2 is an emitter, and the first switching transistor Q2 is an emitter. The third end of a switch tube Q1 is a collector;
所述第二开关管Q2为NMOS管,则,所述第二开关管Q2的第一端为栅极,所述第二开关管Q2的第二端为源极,所述第二开关管Q2的第三端为漏极。The second switching tube Q2 is an NMOS tube, and the first end of the second switching tube Q2 is a gate, the second end of the second switching tube Q2 is a source, and the second switching tube Q2 The third terminal is the drain.
进一步的,所述第一二极管D1为稳压二极管;Further, the first diode D1 is a Zener diode;
所述第二二极管D2为稳压二极管;The second diode D2 is a Zener diode;
所述第三二极管D3为稳压二极管。The third diode D3 is a Zener diode.
在一个优选实施例中,如图2所示,所述供电电路300包括第四二极管D4、第九电阻R9、第五二极管D5、第二电容C2、第十电阻R10、第三开关管Q3、第十一电阻R11、第四开关管Q4、第十二电阻R12、第三电容C3、第十三电阻R13、第五开关管Q5以及后级负载Rload;其中,In a preferred embodiment, as shown in FIG. 2, the
所述第四二极管D4的正极与所述供电电路300的第二端连接,所述第四二极管D4的负极与所述第九电阻R9的一端连接;The anode of the fourth diode D4 is connected to the second end of the
所述第九电阻R9的另一端与所述第五二极管D5的正极连接;The other end of the ninth resistor R9 is connected to the anode of the fifth diode D5;
所述第五二极管D5的负极与所述供电电路300的第一端连接;The cathode of the fifth diode D5 is connected to the first end of the
所述第二电容C2的一端与所述第三开关管Q3的第二端连接,所述第二电容C2的另一端与所述第三开关管Q3的第一端连接;One end of the second capacitor C2 is connected to the second end of the third switching transistor Q3, and the other end of the second capacitor C2 is connected to the first end of the third switching transistor Q3;
所述第十电阻R10与所述第二电容C2并联连接;The tenth resistor R10 is connected in parallel with the second capacitor C2;
所述第三开关管Q3的第一端与所述第九电阻R9的一端连接,所述第三开关管Q3的第二端与所述供电电路300的第二端连接,所述第三开关管Q3的第三端与所述第四开关管Q4的第二端连接;The first end of the third switching transistor Q3 is connected to one end of the ninth resistor R9, the second end of the third switching transistor Q3 is connected to the second end of the
所述第十一电阻R11的一端与所述第三开关管Q3的第一端连接,所述第十一电阻R11的另一端与所述第四开关管Q4的第一端连接;One end of the eleventh resistor R11 is connected to the first end of the third switching tube Q3, and the other end of the eleventh resistor R11 is connected to the first end of the fourth switching tube Q4;
所述第四开关管Q4的第三端与所述第十二电阻R12的一端连接;The third terminal of the fourth switching tube Q4 is connected to one terminal of the twelfth resistor R12;
所述第十二电阻R12的另一端与所述第五开关管Q5的第一端连接;The other end of the twelfth resistor R12 is connected to the first end of the fifth switching transistor Q5;
所述第三电容C3的一端与所述第五开关管Q5的第一端连接,所述第三电容C3的另一端与所述第五开关管Q5的第二端连接;One end of the third capacitor C3 is connected to the first end of the fifth switching transistor Q5, and the other end of the third capacitor C3 is connected to the second end of the fifth switching transistor Q5;
所述第十三电阻R13与所述第三电容C3并联连接;The thirteenth resistor R13 is connected in parallel with the third capacitor C3;
所述第五开关管Q5的第二端与所述供电电路300的第一端连接,所述第五开关管Q5的第三端与所述后级负载Rload的正极连接;The second terminal of the fifth switching tube Q5 is connected to the first terminal of the
所述后级负载Rload的负极与所述第四开关管Q4的第二端连接。The negative electrode of the post-stage load Rload is connected to the second end of the fourth switching transistor Q4.
在一个优选实施例中,如图3所示,所述供电电路300还包括第六二极管D6以及第十四电阻R14,所述第六二极管D6与所述第十四电阻R14设置于所述后级负载Rload的负极与所述第四开关管Q4的第二端之间;其中,In a preferred embodiment, as shown in FIG. 3 , the
所述第六二极管D6的正极与所述后级负载Rload的负极连接,所述第六二极管D6的负极与所述第十四电阻R14的一端连接;The anode of the sixth diode D6 is connected to the cathode of the subsequent load Rload, and the cathode of the sixth diode D6 is connected to one end of the fourteenth resistor R14;
所述第十四电阻R14的另一端与所述第四开关管Q4的第二端连接。The other end of the fourteenth resistor R14 is connected to the second end of the fourth switching transistor Q4.
进一步的,所述第四二极管D4为稳压二极管;Further, the fourth diode D4 is a Zener diode;
所述第五二极管D5为稳压二极管;The fifth diode D5 is a Zener diode;
所述第六二极管D6为整流二极管。The sixth diode D6 is a rectifier diode.
进一步的,所述第三开关管Q3为NMOS管,则,所述第三开关管Q3的第一端为栅极,所述第三开关管Q3的第二端为源极,所述第三开关管Q3的第三端为漏极;Further, the third switching transistor Q3 is an NMOS transistor, then, the first end of the third switching transistor Q3 is a gate, the second end of the third switching transistor Q3 is a source, and the third switching transistor Q3 The third end of the switch tube Q3 is the drain;
所述第四开关管Q4为NPN型三极管,则,所述第四开关管Q4的第一端为基极,所述第四开关管Q4的第二端为发射极,所述第四开关管Q4的第三端为集电极;The fourth switching tube Q4 is an NPN transistor, and the first end of the fourth switching tube Q4 is a base, the second end of the fourth switching tube Q4 is an emitter, and the fourth switching tube Q4 is an emitter. The third terminal of Q4 is the collector;
所述第五开关管Q5为PMOS管,则,所述第五开关管Q5的第一端为栅极,所述第五开关管Q5的第二端为源极,所述第五开关管Q5的第三端为漏极。The fifth switching transistor Q5 is a PMOS transistor, and the first end of the fifth switching transistor Q5 is a gate, the second end of the fifth switching transistor Q5 is a source, and the fifth switching transistor Q5 The third terminal is the drain.
本发明实施例提供的分立PD电路的具体工作原理如下:The specific working principle of the discrete PD circuit provided by the embodiment of the present invention is as follows:
(1)首先,本发明符合标准POE供电过程中侦测阶段、分级阶段、供电阶段的要求。(1) First, the present invention meets the requirements of the detection stage, classification stage, and power supply stage in the standard POE power supply process.
①侦测阶段:IEEE Std 802.3标准要求PSE(Power Sourcing Equipment,供电端设备)端需通过检测P1-N1(即供电正负极)之间的阻值、容值以判断PD是否存在,从而确定是否需要输出标准POE电压。此阶段P1-N1输出电压为2.8V~10V,判断PD存在的特征为:直流阻抗在19KΩ~26.5KΩ且容值不超过150nF。①Detection stage: IEEE Std 802.3 standard requires PSE (Power Sourcing Equipment, power supply equipment) to detect the resistance and capacitance between P1-N1 (that is, the positive and negative poles of power supply) to determine whether PD exists, so as to determine Whether to output standard POE voltage. At this stage, the output voltage of P1-N1 is 2.8V~10V, and the characteristics for judging the existence of PD are: the DC impedance is 19KΩ~26.5KΩ and the capacitance value does not exceed 150nF.
侦测电路100用于PSE对PD的侦测,即第一电容C1和第一电阻R1用于PSE端确定PD的存在,可取值为C1=0.1uF和R1=24.9K,符合标准要求。The
②分级阶段:IEEE Std 802.3标准要求PSE端通过检测P1-N1上的电流来确定PD功耗等级需求,从而确定PSE端需要输出的功率等级。此阶段P1-N1输出电压为15.5V~20.5V。②Classification stage: The IEEE Std 802.3 standard requires the PSE side to determine the PD power consumption level requirements by detecting the current on P1-N1, so as to determine the power level that the PSE side needs to output. At this stage, the output voltage of P1-N1 is 15.5V ~ 20.5V.
分级电路200用于PSE确定PD需要的分级电流,可调整第六电阻R6、第七电阻R7和第八电阻R8的阻值满足协议中Class0-4不同分级电流的要求。此阶段供电电路300不工作。The
此阶段工作原理:第一二极管D1取21V稳压管,第二二极管D2取10V稳压管,第三二极管D3取10V稳压管,第六电阻R6的阻值取430Ω,第七电阻R7的阻值取430Ω,第八电阻R8的阻值取430Ω。Working principle at this stage: the first diode D1 is a 21V regulator, the second diode D2 is a 10V regulator, the third diode D3 is a 10V regulator, and the resistance of the sixth resistor R6 is 430Ω , the resistance value of the seventh resistor R7 is 430Ω, and the resistance value of the eighth resistor R8 is 430Ω.
此阶段稳压管D1不工作,稳压管D1、第二电阻R2、第三电阻R3线路不导通,第一三极管Q1处于截止状态;稳压管D2经第五电阻R5线路反向击穿稳压,此时NMOS管Q2的栅极钳位在10V,VGS>VT,NMOS管Q2导通;稳压管D3经NMOS管Q2、第六电阻R6、第七电阻R7、第八电阻R8线路反向击穿稳压,第六电阻R6、第七电阻R7、第八电阻R8、稳压管D3、NMOS管Q2线路导通,VGD>VT(VT为开启电压,典型值约为2V),则NMOS管Q2工作在可变电阻区,VDS很小,可估算此时P1-N1上最小电流ID超过(15.5-10)*3/430≈38.3mA,根据IEEE Std 802.3对PD的分级标准,功率等级为Class4,即PSE端需要输出的功率等级最高。At this stage, the Zener tube D1 does not work, the lines of the Zener tube D1, the second resistor R2, and the third resistor R3 are not conducting, and the first triode Q1 is in a cut-off state; the voltage regulator D2 is reversed through the fifth resistor R5. Breakdown voltage regulation, at this time, the gate of NMOS transistor Q2 is clamped at 10V, VGS>VT, NMOS transistor Q2 is turned on; voltage regulator D3 passes through NMOS transistor Q2, sixth resistor R6, seventh resistor R7, eighth resistor The R8 line reverses the breakdown voltage, the sixth resistor R6, the seventh resistor R7, the eighth resistor R8, the voltage regulator tube D3, and the NMOS tube Q2 are turned on, VGD>VT (VT is the turn-on voltage, the typical value is about 2V ), then the NMOS transistor Q2 works in the variable resistance area, and the VDS is very small. It can be estimated that the minimum current ID on P1-N1 at this time exceeds (15.5-10)*3/430≈38.3mA, according to the classification of PDs according to IEEE Std 802.3 Standard, the power level is Class4, that is, the PSE side needs to output the highest power level.
③供电阶段:当PSE检测到P1-N1上有合法PD,并对PD完成了分级,则PSE开始对后级负载Rload供电,此阶段P1-N1输出电压为36V~57V。③Power supply stage: When the PSE detects that there is a legal PD on P1-N1 and completes the classification of the PD, the PSE starts to supply power to the subsequent load Rload. At this stage, the output voltage of P1-N1 is 36V~57V.
此阶段分级电路200功能关闭,降低了PD功耗,供电电路300开启为后级负载Rload供电。At this stage, the
此阶段工作原理:第五二极管D5取11V稳压管,第四二极管D4取10V稳压管,第二电阻R2的阻值取300KΩ,第三电阻R3的阻值取300KΩ,第十四电阻R14的阻值取0.1Ω。Working principle at this stage: the fifth diode D5 is an 11V regulator, the fourth diode D4 is a 10V regulator, the resistance of the second resistor R2 is 300KΩ, the resistance of the third resistor R3 is 300KΩ, and the fourth diode D4 is 300KΩ. The resistance value of the fourteenth resistor R14 is 0.1Ω.
此阶段稳压管D1经第三电阻R3、第二电阻R2线路被反向击穿稳压,此时三极管Q1的基极钳位在7.5V~18V((36-21)/2~(57-21)/2),VBE>Von(Von为开启电压,典型值约为0.7V),稳压管D1、第三电阻R3、第四电阻R4线路导通,三极管Q1处于开启状态;此时NMOS管Q2的VGS≈0V,NMOS管Q2关断,稳压管D3不工作,减少电阻R6~R8负载消耗。At this stage, the voltage regulator D1 is reversely broken down and stabilized by the third resistor R3 and the second resistor R2. At this time, the base of the transistor Q1 is clamped at 7.5V~18V ((36-21)/2~(57 -21)/2), VBE>Von (Von is the turn-on voltage, the typical value is about 0.7V), the voltage regulator D1, the third resistor R3, and the fourth resistor R4 are turned on, and the transistor Q1 is on; at this time The VGS of the NMOS transistor Q2 is ≈0V, the NMOS transistor Q2 is turned off, and the regulator tube D3 does not work, reducing the load consumption of the resistors R6-R8.
此阶段稳压管D5、稳压管D4经稳压管D5、第九电阻R9、稳压管D4线路反向击穿稳压,NMOS管Q3的栅极钳位在10V,VGS>VT,NMOS管Q3导通,后级负载Rload的负极通过第六二极管D6、第十四电阻R14与POE供电负极相连;此时三极管Q4的基极也钳位在10V,VBE>Von,三极管Q4导通;此时PMOS管Q5的VSG≈36V~57V,VSG>VT,PMOS管Q5导通,后级负载Rload的正极与POE供电正极相连,实现为后级负载Rload供电。At this stage, voltage regulator D5 and voltage regulator D4 pass through voltage regulator D5, the ninth resistor R9, and voltage regulator D4 to reverse breakdown and stabilize the voltage. The gate of NMOS transistor Q3 is clamped at 10V, VGS>VT, NMOS The tube Q3 is turned on, and the negative pole of the post-stage load Rload is connected to the negative pole of the POE power supply through the sixth diode D6 and the fourteenth resistor R14; at this time, the base of the triode Q4 is also clamped at 10V, VBE>Von, and the triode Q4 conducts At this time, the VSG of the PMOS transistor Q5≈36V~57V, VSG>VT, the PMOS transistor Q5 is turned on, and the positive pole of the post-stage load Rload is connected to the positive pole of the POE power supply to realize power supply for the post-stage load Rload.
其中,供电电路300中第二电容C2、第十电阻R10和第三电容C3、第十三电阻R13的主要作用为MOS管GS间提供充、放电回路,及时打开、关闭MOS管;而供电电路300中第九电阻R9、第十一电阻R11以及分级电路200中的第四电阻R4、第五电阻R5主要起到限流作用。Among them, the main function of the second capacitor C2, the tenth resistor R10, the third capacitor C3, and the thirteenth resistor R13 in the
供电电路300中NMOS管Q3后面增加第十四电阻R14、第六二极管D6主要作用是抑制反向电流,因为MOS管在源极和栅极之间普遍存在结二极管,会导致侦测分级的电流经该结二极管从后级负载Rload的负极流回,从而造成分级异常。In the
(2)其次,本发明符合非标准POE供电的要求,因非标准POE为直接供电,无侦测、分级阶段要求,因此只需满足正常供电阶段要求即可。(2) Secondly, the present invention meets the requirements of non-standard POE power supply, because non-standard POE is a direct power supply, there is no detection and classification stage requirements, so it only needs to meet the normal power supply stage requirements.
非标准POE供电常见P1-N1输出电压范围为22.8V~25.2V以及45.6V~50.4V,后者工作原理同标准POE供电阶段,在此不再赘述,前者工作原理如下:Common P1-N1 output voltage ranges for non-standard POE power supply are 22.8V~25.2V and 45.6V~50.4V. The working principle of the latter is the same as that of the standard POE power supply stage, so I won’t go into details here. The working principle of the former is as follows:
当P1-N1输出电压范围为22.8V~25.2V时稳压管D1经第三电阻R3、第二电阻R2线路被反向击穿稳压,此时三极管Q1的基极钳位在0.9V~2.1V((22.8-21)/2~(25.2-21)/2),VBE>Von(Von为开启电压,典型值约为0.7V),稳压管D1、第三电阻R3、第四电阻R4线路导通,三极管Q1处于开启状态;此时NMOS管Q2的VGS≈0V,NMOS管Q2关断,稳压管D3不工作,减少电阻R6~R8负载消耗。When the output voltage range of P1-N1 is 22.8V~25.2V, the voltage regulator D1 is reversely broken down and stabilized through the third resistor R3 and the second resistor R2. At this time, the base of the transistor Q1 is clamped at 0.9V~ 2.1V ((22.8-21)/2~(25.2-21)/2), VBE>Von (Von is the turn-on voltage, the typical value is about 0.7V), Zener tube D1, the third resistor R3, the fourth resistor The R4 line is turned on, and the transistor Q1 is turned on; at this time, the VGS of the NMOS transistor Q2≈0V, the NMOS transistor Q2 is turned off, and the regulator tube D3 does not work, reducing the load consumption of the resistors R6~R8.
而稳压管D5、稳压管D4经稳压管D5、第九电阻R9、稳压管D4线路反向击穿稳压,NMOS管Q3的栅极G钳位在10V,VGS>VT,NMOS管Q3导通,后级负载Rload的负极通过第六二极管D6、第十四电阻R14与POE供电负极相连;此时三极管Q4的基极也钳位在10V,VBE>Von,三极管Q4导通;此时PMOS管Q5的VSG≈22.8V~25.2V,VSG>VT,PMOS管Q5导通,后级负载Rload的正极与POE供电正极相连,实现为后级负载Rload供电。And voltage regulator D5, voltage regulator D4 through voltage regulator D5, ninth resistor R9, voltage regulator D4 circuit reverse breakdown voltage regulation, NMOS transistor Q3 gate G clamped at 10V, VGS>VT, NMOS The tube Q3 is turned on, and the negative pole of the post-stage load Rload is connected to the negative pole of the POE power supply through the sixth diode D6 and the fourteenth resistor R14; at this time, the base of the triode Q4 is also clamped at 10V, VBE>Von, and the triode Q4 conducts At this time, the VSG of the PMOS transistor Q5≈22.8V~25.2V, VSG>VT, the PMOS transistor Q5 is turned on, and the positive pole of the post-stage load Rload is connected to the positive pole of the POE power supply to realize power supply for the post-stage load Rload.
需要说明的是,本发明实施例中各个电子元件的取值不限于上述数值,对于本领域的普通技术人员而言,可以视具体情况进行数值的调整以达到与本发明实施例相同的功能。It should be noted that the values of the electronic components in the embodiments of the present invention are not limited to the above values, and those skilled in the art can adjust the values according to specific circumstances to achieve the same function as the embodiments of the present invention.
应当理解,本发明实施例以双标POE供电电路为例,但不局限于POE供电电路,其他带有同样或者类似功能的应用电路,如用到类似的分级检测或钳位+MOS的供电方案,均属于本发明的保护范围。It should be understood that the embodiment of the present invention takes the dual-standard POE power supply circuit as an example, but is not limited to the POE power supply circuit. Other application circuits with the same or similar functions, such as the use of similar hierarchical detection or clamp + MOS power supply schemes , all belong to the protection scope of the present invention.
相应的,本发明实施例还提供一种供电系统,所述供电系统包括上述任一实施例所述的分立PD电路。Correspondingly, an embodiment of the present invention further provides a power supply system, where the power supply system includes the discrete PD circuit described in any one of the foregoing embodiments.
应当理解,该供电系统可以是不同类型的供电系统,如带有passivePOE功能的供电系统或者带有DC-Jack功能供电系统,但本发明不限于此。It should be understood that the power supply system may be of different types, such as a power supply system with a passivePOE function or a power supply system with a DC-Jack function, but the present invention is not limited thereto.
综合上述,本发明实施例提供的一种分立PD电路及供电系统,采用简单的稳压二极管、三极管、MOS管设计了一种分立PD电路,能够同时满足标准POE供电和非标准POE供电,支持22V~57V的宽电压输入;而且避免了特殊功能集成PD芯片的使用,降低了物料成本,实现一种低功耗、低成本的双标POE供电设计。Based on the above, a discrete PD circuit and power supply system provided by the embodiment of the present invention adopts a simple Zener diode, triode, and MOS tube to design a discrete PD circuit, which can simultaneously meet standard POE power supply and non-standard POE power supply, and supports Wide voltage input from 22V to 57V; and avoids the use of special function integrated PD chips, reduces material costs, and realizes a low-power, low-cost dual-standard POE power supply design.
以上所述,仅是本发明的优选实施方式,但本发明的保护范围并不局限于此,应当指出,对于本领域技术人员来说,在不脱离本发明技术原理的前提下,还可以做出若干等效的明显变型方式和/或等同替换方式,这些明显变型方式和/或等同替换方式也应视为本发明的保护范围。The above is only a preferred embodiment of the present invention, but the protection scope of the present invention is not limited thereto. It should be pointed out that those skilled in the art can also do There are several equivalent obvious modification ways and/or equivalent replacement ways, and these obvious modification ways and/or equivalent replacement ways should also be regarded as the protection scope of the present invention.
Claims (9)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202011492754.5A CN112688788B (en) | 2020-12-16 | 2020-12-16 | Discrete PD circuit and power supply system |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN202011492754.5A CN112688788B (en) | 2020-12-16 | 2020-12-16 | Discrete PD circuit and power supply system |
Publications (2)
Publication Number | Publication Date |
---|---|
CN112688788A CN112688788A (en) | 2021-04-20 |
CN112688788B true CN112688788B (en) | 2022-11-08 |
Family
ID=75448741
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN202011492754.5A Active CN112688788B (en) | 2020-12-16 | 2020-12-16 | Discrete PD circuit and power supply system |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN112688788B (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN113242138A (en) * | 2021-07-14 | 2021-08-10 | 杭州杰为科技有限公司 | Simple PD circuit and PD equipment power supply method |
CN113872775B (en) * | 2021-09-28 | 2023-11-21 | 华勤技术股份有限公司 | Power supply circuit and power receiving end device |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102611307A (en) * | 2011-12-29 | 2012-07-25 | 深圳市共进电子股份有限公司 | Powered circuit for powered equipment applied to power over Ethernet system |
CN205584216U (en) * | 2016-04-18 | 2016-09-14 | 深圳市博力扬光电技术有限公司 | System is listened in POE power supply |
CN106888099A (en) * | 2017-03-20 | 2017-06-23 | 厦门亿联网络技术股份有限公司 | A kind of simple compatible POE electric supply installations |
CN109150551A (en) * | 2018-08-29 | 2019-01-04 | 普联技术有限公司 | Non-standard POE power supply circuit, power supply unit and method of supplying power to for network interface |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9897981B2 (en) * | 2013-10-01 | 2018-02-20 | Linear Technology Corporation | Detection and classification scheme for power over ethernet system |
-
2020
- 2020-12-16 CN CN202011492754.5A patent/CN112688788B/en active Active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102611307A (en) * | 2011-12-29 | 2012-07-25 | 深圳市共进电子股份有限公司 | Powered circuit for powered equipment applied to power over Ethernet system |
CN205584216U (en) * | 2016-04-18 | 2016-09-14 | 深圳市博力扬光电技术有限公司 | System is listened in POE power supply |
CN106888099A (en) * | 2017-03-20 | 2017-06-23 | 厦门亿联网络技术股份有限公司 | A kind of simple compatible POE electric supply installations |
CN109150551A (en) * | 2018-08-29 | 2019-01-04 | 普联技术有限公司 | Non-standard POE power supply circuit, power supply unit and method of supplying power to for network interface |
Also Published As
Publication number | Publication date |
---|---|
CN112688788A (en) | 2021-04-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN112688788B (en) | Discrete PD circuit and power supply system | |
CN204361658U (en) | Undervoltage protection circuit | |
CN103280765A (en) | Overvoltage protection circuit | |
CN102081418B (en) | Linear constant voltage control circuit | |
CN211720776U (en) | Dimming circuit, dual-output dimming circuit and dimmer | |
CN111884193A (en) | Reverse connection preventing circuit and reverse connection preventing equipment | |
CN210608513U (en) | Overvoltage and undervoltage protection circuit | |
CN209844567U (en) | Linear charging system and constant-current and constant-voltage control circuit | |
CN208015364U (en) | A kind of control circuit of two dc power supply input | |
TW202349837A (en) | Power supply device with fast discharge function | |
CN207706058U (en) | A kind of constant-current control circuit, chip and Switching Power Supply | |
CN207490898U (en) | The logic level transition device and amplifying circuit of dual power supply amplifier | |
CN114784783B (en) | Automatic identification selection input power supply system | |
CN113394743B (en) | Overvoltage and undervoltage protection circuits for battery-powered IoT devices | |
CN212231072U (en) | A self-recovery undervoltage protection circuit with hysteresis effect | |
CN104656724A (en) | Electronic device | |
CN210578266U (en) | Synchronous rectification control circuit and isolated power supply conversion circuit | |
CN212380941U (en) | Overvoltage and surge protection circuit and electronic equipment | |
CN211606181U (en) | Power switching circuits and electronics | |
CN105305822B (en) | A kind of direct current regulation circuit with short-circuit protection function | |
CN204288035U (en) | A kind of regulated power supply output terminal fictitious load control circuit | |
CN110488958B (en) | Voltage input circuit, power supply device and touch screen | |
CN221103359U (en) | POE power supply identification chip and POE power supply circuit | |
CN113162011A (en) | Overvoltage protection circuit and power supply circuit | |
CN216901465U (en) | Small-size high-voltage input linear voltage stabilizing circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PB01 | Publication | ||
PB01 | Publication | ||
SE01 | Entry into force of request for substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
GR01 | Patent grant | ||
GR01 | Patent grant | ||
TR01 | Transfer of patent right | ||
TR01 | Transfer of patent right |
Effective date of registration: 20230324 Address after: Room 101, Building 1, No. 2, Songshan Lake Bihu Road, Songshan Lake Park, Dongguan City, Guangdong Province Patentee after: Dongguan Lianzhou Technology Co.,Ltd. Address before: Room 901, 9 / F, new East China Sea centre, 9 Science Museum Road, Tsimshatsui, Kowloon, Hong Kong, China Patentee before: Pulian International Co.,Ltd. |