[go: up one dir, main page]

CN112394769B - Motherboards that support different types of memory - Google Patents

Motherboards that support different types of memory Download PDF

Info

Publication number
CN112394769B
CN112394769B CN201910763450.9A CN201910763450A CN112394769B CN 112394769 B CN112394769 B CN 112394769B CN 201910763450 A CN201910763450 A CN 201910763450A CN 112394769 B CN112394769 B CN 112394769B
Authority
CN
China
Prior art keywords
memory module
voltage
slot
specific pin
voltage level
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201910763450.9A
Other languages
Chinese (zh)
Other versions
CN112394769A (en
Inventor
简源利
孙培华
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Giga Byte Technology Co Ltd
Original Assignee
Giga Byte Technology Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Giga Byte Technology Co Ltd filed Critical Giga Byte Technology Co Ltd
Priority to CN201910763450.9A priority Critical patent/CN112394769B/en
Publication of CN112394769A publication Critical patent/CN112394769A/en
Application granted granted Critical
Publication of CN112394769B publication Critical patent/CN112394769B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/16Constructional details or arrangements
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/16Constructional details or arrangements
    • G06F1/18Packaging or power distribution
    • G06F1/183Internal mounting support structures, e.g. for printed circuit boards, internal connecting means
    • G06F1/184Mounting of motherboards

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Human Computer Interaction (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Power Sources (AREA)
  • Stored Programmes (AREA)

Abstract

The invention provides a motherboard, which comprises a storage circuit, a first slot, a control circuit and a voltage generating circuit. The storage circuit stores a first power-on code and a second power-on code. The first slot is used for inserting a first memory module and is provided with a first specific pin. The first memory module controls the voltage level of the first specific pin. The control circuit extracts the first or second power-on code according to the voltage level of the first specific pin. The voltage generating circuit generates a first working voltage or a second working voltage to the first slot according to the voltage level of the first specific pin.

Description

支持不同种类存储器的主机板Motherboards that support different types of memory

技术领域Technical Field

本发明涉及一种主机板,特别是涉及一种支持不同种类存储器的主机板。The invention relates to a motherboard, in particular to a motherboard supporting different types of memories.

背景技术Background technique

随着科技的进步,便携式电子装置的种类及功能越来越多。目前便携式电子装置内部的存储器大多直接焊在便携式电子装置内部的主机板上。当存储器发生异常时,便携式电子装置将无法正常运作,并且使用者无法自行更换存储器。With the advancement of technology, the types and functions of portable electronic devices are increasing. Currently, the memory inside the portable electronic device is mostly directly soldered to the motherboard inside the portable electronic device. When the memory is abnormal, the portable electronic device will not work normally, and the user cannot replace the memory by himself.

再者,市面上的计算机主机板虽然提供多个插槽,用于让使用者插入多个记忆模块。但是每块主机板只能支持单一种记忆模块(如DDR3)。当使用者插入正确的记忆模块时,主机板便可正常动作。然而,在自行组装计算机的过程中,使用者很有可能购买不同规格的记忆模块(如DDR4),而导致新的记忆模块无法应用于主机板上。Furthermore, although the computer motherboards on the market provide multiple slots for users to insert multiple memory modules, each motherboard can only support a single memory module (such as DDR3). When the user inserts the correct memory module, the motherboard can function normally. However, in the process of assembling a computer by yourself, users are likely to purchase memory modules of different specifications (such as DDR4), which will result in the new memory module being unable to be applied to the motherboard.

再者,为了维持记忆模块的传输速度,使用者也不能将记忆模块插在转接头上,再将转接头(连同记忆模块)插入主机板的插槽中,因转接头会降低记忆模块的传输速度。Furthermore, in order to maintain the transmission speed of the memory module, the user cannot insert the memory module into the adapter and then insert the adapter (with the memory module) into the slot of the motherboard, because the adapter will reduce the transmission speed of the memory module.

发明内容Summary of the invention

本发明提供一种支持不同种类存储器的主机板,包括储存电路、第一插槽、控制电路以及电压产生电路。储存电路储存第一开机码以及第二开机码。第一插槽用以插入第一记忆模块,并具有第一特定接脚。第一记忆模块控制第一特定接脚的电压位准。控制电路根据第一特定接脚的电压位准,提取第一或第二开机码。电压产生电路根据第一特定接脚的电压位准,产生第一工作电压或是第二工作电压提供给第一插槽。当第一特定接脚的电压位准符合第一预设值时,电压产生电路产生第一工作电压并且控制电路提取第一开机码。当第一特定接脚的电压位准不符合第一预设值时,电压产生电路产生第二工作电压并且控制电路提取第二开机码。The present invention provides a motherboard supporting different types of memories, including a storage circuit, a first slot, a control circuit and a voltage generating circuit. The storage circuit stores a first boot code and a second boot code. The first slot is used to insert a first memory module and has a first specific pin. The first memory module controls the voltage level of the first specific pin. The control circuit extracts the first or second boot code according to the voltage level of the first specific pin. The voltage generating circuit generates a first working voltage or a second working voltage according to the voltage level of the first specific pin and provides it to the first slot. When the voltage level of the first specific pin meets the first preset value, the voltage generating circuit generates the first working voltage and the control circuit extracts the first boot code. When the voltage level of the first specific pin does not meet the first preset value, the voltage generating circuit generates the second working voltage and the control circuit extracts the second boot code.

附图说明BRIEF DESCRIPTION OF THE DRAWINGS

图1A~1C为本发明主机板的示意图。1A to 1C are schematic diagrams of a motherboard according to the present invention.

图2A及2B为本发明主机板的示意图。2A and 2B are schematic diagrams of a motherboard according to the present invention.

图3为本发明主机板的另一示意图。FIG. 3 is another schematic diagram of the motherboard of the present invention.

其中,附图标记为:Wherein, the accompanying drawings are marked as follows:

100A、100B、100C、200A、200B、300:主机板;100A, 100B, 100C, 200A, 200B, 300: motherboard;

110A、110B、110C、210A、210B、310:控制电路;110A, 110B, 110C, 210A, 210B, 310: control circuit;

111、211、311:平台路径控制器;111, 211, 311: platform path controller;

112、212:中央处理器;112, 212: CPU;

113:电压调整元件;113: voltage adjustment element;

114:系统管理总线;114: System management bus;

120、220、320:储存电路;120, 220, 320: storage circuit;

130、230、330:电压产生电路;130, 230, 330: voltage generating circuit;

140、240、340、350:插槽;140, 240, 340, 350: slots;

221、222:储存元件 213:开关电路;221, 222: storage element 213: switch circuit;

214、215:路径 216:输出端;214, 215: path 216: output end;

341、351:卡榫; PS1、PS2:特定接脚;341, 351: latch; PS1 , PS2 : specific pins;

VS1、VS2:电压位准; CODA~CODC:开机码; VS1 , VS2 : voltage level; CODA ~ CODC : power-on code;

SA:调整信号; SS:设定信号;S A : adjustment signal; S S : setting signal;

VA、VB:工作电压。VA, VB: operating voltage.

具体实施方式Detailed ways

为让本发明之目的、特征和优点能更明显易懂,下文特举出实施例,并配合所附图式,做详细说明。本发明说明书提供不同的实施例来说明本发明不同实施方式的技术特征。其中,实施例中的各元件配置仅用于说明,并非用于限制本发明。另外,实施例中图式标号部分重覆,是为了简化说明,并非意指不同实施例之间的关联性。In order to make the purpose, features and advantages of the present invention more clearly understood, embodiments are specifically cited below and described in detail with reference to the accompanying drawings. The present invention specification provides different embodiments to illustrate the technical features of different implementations of the present invention. Among them, the configuration of each component in the embodiment is only for illustration and is not intended to limit the present invention. In addition, the repetition of the figure numbers in the embodiments is for the purpose of simplifying the description and does not mean the correlation between different embodiments.

图1A为本发明主机板的示意图。如图1A所示,主机板100A包括控制电路110A、储存电路120、电压产生电路130以及插槽140。插槽140用以插入记忆模块,并具有特定接脚PS1。本发明并不限定记忆模块的种类。在本实施例中,插槽140支持不同种类的存储器。举例而言,记忆模块可能是DDR3、DDR3L、DDR4、LPDDR3或是LPDDR4。以LPDDR4为例,通常LPDDR4直接焊接在主机板上。当LPDDR4发生异常时,即使主机板的其它元件仍可正常工作,主机板将无法维持正常运行。因此,使用者必须更换主机板。然而,当LPDDR4模块化并插入插槽140时,如果主机板发生异常时,使用者可通过更换新的记忆模块,便可得知异常情况是否因记忆模块所造成,故模块化LPDDR4可大幅提高维修人员排除故障的便利性。在本实施例中,不论是哪种种类的记忆模块(DDR3、DDR3L、DDR4、LPDDR3或是LPDDR4)插入插槽140,主机板100均可正常运作。FIG1A is a schematic diagram of a motherboard of the present invention. As shown in FIG1A , the motherboard 100A includes a control circuit 110A, a storage circuit 120, a voltage generating circuit 130, and a slot 140. The slot 140 is used to insert a memory module and has a specific pin PS1 . The present invention does not limit the type of memory module. In this embodiment, the slot 140 supports different types of memory. For example, the memory module may be DDR3, DDR3L, DDR4, LPDDR3, or LPDDR4. Taking LPDDR4 as an example, LPDDR4 is usually directly soldered on the motherboard. When an abnormality occurs in LPDDR4, even if other components of the motherboard can still work normally, the motherboard will not be able to maintain normal operation. Therefore, the user must replace the motherboard. However, when LPDDR4 is modularized and inserted into the slot 140, if an abnormality occurs in the motherboard, the user can know whether the abnormality is caused by the memory module by replacing a new memory module, so modular LPDDR4 can greatly improve the convenience of troubleshooting for maintenance personnel. In this embodiment, no matter which type of memory module (DDR3, DDR3L, DDR4, LPDDR3 or LPDDR4) is inserted into the slot 140 , the motherboard 100 can operate normally.

在本实施例中,当不同种类的记忆模块插入插槽140时,插槽140的特定接脚PS1具有不同的电压位准。举例而言,当第一种类的记忆模块(如DDR4)插入插槽140时,特定接脚PS1的电压位准VS1可能为第一位准(如0V)。当第二种类的记忆模块(如LPDDR4)插入插槽140时,特定接脚PS1的电压位准VS1可能为第二位准(如1V)。当第三种类的记忆模块(如DDR3)插入插槽140时,特定接脚PS1的电压位准VS1可能为第三位准(如2V)。因此,提供判断特定接脚PS1的电压位准VS1,便可得知插入插槽140的记忆模块的种类。在其它实施例中,当不同的记忆模块插入插槽140时,记忆模块通过特定接脚PS1输出本身的一串列检测(SerialPresence Detect;SPD)信息。因此,通过SPD信息,也可检测出记忆模块的种类。In the present embodiment, when different types of memory modules are inserted into the slot 140, the specific pin PS1 of the slot 140 has different voltage levels. For example, when a first type of memory module (such as DDR4) is inserted into the slot 140, the voltage level V S1 of the specific pin PS1 may be a first level (such as 0V). When a second type of memory module (such as LPDDR4) is inserted into the slot 140, the voltage level V S1 of the specific pin PS1 may be a second level (such as 1V). When a third type of memory module (such as DDR3) is inserted into the slot 140, the voltage level V S1 of the specific pin PS1 may be a third level (such as 2V). Therefore, by determining the voltage level V S1 of the specific pin PS1 , the type of memory module inserted into the slot 140 can be known. In other embodiments, when different memory modules are inserted into the slot 140, the memory module outputs its own serial presence detect (SPD) information through the specific pin PS1 . Therefore, the type of memory module can also be detected through SPD information.

控制电路110A根据特定接脚PS1的电压位准VS1,提取储存电路120所储存的开机码CODA或CODB,用以执行适合记忆模块的开机程序。在本实施例中,控制电路110A包括平台路径控制器(platform controller hub;PCH)111。在此例中,平台路径控制器111可能将电压位准VS1与第一预设值作比较。当电压位准VS1符合第一预设值时,表示插槽140里的记忆模块属于第一种类(如DDR4)。因此,平台路径控制器111提取开机码CODA。然而,当电压位准VS1不符合第一预设值时,表示插槽140里的记忆模块属于第二种类(如LPDDR4)。因此,平台路径控制器111提取开机码CODB。在其它实施例中,当电压位准VS1不符合第一预设值,但符合第二预设值时,表示插槽140里的记忆模块属于第二种类(如LPDDR4)。因此,平台路径控制器111提取开机码CODB。在一些实施例中,当电压位准VS1不符合第一及第二预设值,但符合第三预设值时,表示插槽140里的记忆模块属于第三种类(如DDR3)。因此,平台路径控制器111提取开机码CODCThe control circuit 110A extracts the boot code COD A or COD B stored in the storage circuit 120 according to the voltage level V S1 of the specific pin PS1 , so as to execute the boot procedure suitable for the memory module. In the present embodiment, the control circuit 110A includes a platform controller hub (PCH) 111. In this example, the platform controller hub 111 may compare the voltage level V S1 with a first preset value. When the voltage level V S1 meets the first preset value, it indicates that the memory module in the slot 140 belongs to the first type (such as DDR4). Therefore, the platform controller hub 111 extracts the boot code COD A. However, when the voltage level V S1 does not meet the first preset value, it indicates that the memory module in the slot 140 belongs to the second type (such as LPDDR4). Therefore, the platform controller hub 111 extracts the boot code COD B. In other embodiments, when the voltage level V S1 does not meet the first preset value but meets the second preset value, it indicates that the memory module in the slot 140 belongs to the second type (such as LPDDR4). Therefore, the platform path controller 111 extracts the boot code CODB . In some embodiments, when the voltage level Vs1 does not meet the first and second preset values but meets the third preset value, it indicates that the memory module in the slot 140 belongs to the third type (eg, DDR3). Therefore, the platform path controller 111 extracts the boot code CODC .

储存电路120用以储存不同种类存储器所需的开机码。本发明并不限定储存电路120所储存的开机码的数量。在一些可能实施例中,储存电路120为非挥发性存储器,并具有一个基本输入输出系统(BIOS),用以储存开机码CODA~CODC。在其它实施例中,储存电路120可能具有多个储存元件。每一个储存元件具有一个基本输入输出系统以及一个开机码。The storage circuit 120 is used to store the boot codes required by different types of memories. The present invention does not limit the number of boot codes stored in the storage circuit 120. In some possible embodiments, the storage circuit 120 is a non-volatile memory and has a basic input and output system (BIOS) for storing the boot codes COD A ~COD C. In other embodiments, the storage circuit 120 may have multiple storage elements. Each storage element has a basic input and output system and a boot code.

在其它实施例中,控制电路110A根据特定接脚PS1的电压位准VS1产生调整信号SA,用以命令电压产生电路130产生工作电压VA或VB提供给插槽140。举例而言,当电压位准VS1符合第一预设值时,控制电路110A通过调整信号SA,命令电压产生电路130产生工作电压VA。当电压位准VS1符合第二预设值时,控制电路110A通过调整信号SA,命令电压产生电路130产生工作电压VB。当电压位准VS1符合第三预设值时,控制电路110A命令电压产生电路130产生第三工作电压。In other embodiments, the control circuit 110A generates an adjustment signal S A according to the voltage level V S1 of the specific pin PS1 , so as to instruct the voltage generating circuit 130 to generate the operating voltage VA or VB to provide to the socket 140. For example, when the voltage level V S1 meets the first preset value, the control circuit 110A instructs the voltage generating circuit 130 to generate the operating voltage VA through the adjustment signal S A. When the voltage level V S1 meets the second preset value, the control circuit 110A instructs the voltage generating circuit 130 to generate the operating voltage VB through the adjustment signal S A. When the voltage level V S1 meets the third preset value, the control circuit 110A instructs the voltage generating circuit 130 to generate the third operating voltage.

在本实施例中,电压产生电路130根据调整信号SA提供工作电压予插槽140,但并非用以限制本发明。在其它实施例中,电压产生电路130直接电性连接特定接脚PS1。在此例中,电压产生电路130直接依据特定接脚PS1的电压位准VS1产生相对应的工作电压(VA或VB)。本发明并不限定电压产生电路130的架构。任何可根据控制信号(如SA或VS1)产生电压的电路架构,均可作为电压产生电路130。In this embodiment, the voltage generating circuit 130 provides the working voltage to the slot 140 according to the adjustment signal SA , but it is not intended to limit the present invention. In other embodiments, the voltage generating circuit 130 is directly electrically connected to the specific pin PS1 . In this example, the voltage generating circuit 130 directly generates the corresponding working voltage (VA or VB) according to the voltage level VS1 of the specific pin PS1 . The present invention does not limit the architecture of the voltage generating circuit 130. Any circuit architecture that can generate a voltage according to a control signal (such as SA or VS1 ) can be used as the voltage generating circuit 130.

当不同种类的记忆模块插入插槽140时,插槽140的特定接脚PS1的电压位准VS1将发生变化。通过侦测特定接脚PS1的电压位准VS1变化,便可得知记忆模块的种类。根据记忆模块的种类,提供合适的工作电压(VA或VB)给记忆模块,以及选择并执行合适的开机码(CODA或CODB)。由于主机板100A可支持不同种类的记忆模块,故大幅提高主机板100A的使用弹性。When different types of memory modules are inserted into the slot 140, the voltage level V S1 of the specific pin PS1 of the slot 140 will change. By detecting the change of the voltage level V S1 of the specific pin PS1 , the type of the memory module can be known. According to the type of the memory module, a suitable operating voltage (VA or VB) is provided to the memory module, and a suitable boot code (COD A or COD B ) is selected and executed. Since the motherboard 100A can support different types of memory modules, the flexibility of use of the motherboard 100A is greatly improved.

图1B为本发明主机板的另一示意图。图1B相似图1A,不同之处在于,图1B的控制电路110B还包括中央处理器(CPU)112。中央处理器112根据开机码CODA或CODB执行开机程序,并读取插槽140里的记忆模块。举例而言,当特定接脚PS1的电压位准VS1符合第一预设值时,平台路径控制器111提取开机码CODA,并提供开机码CODA予中央处理器112。在此例中,中央处理器112执行开机码CODA并读取插槽140里的记忆模块。然而,当特定接脚PS1的电压位准VS1不符合第一预设值时(如符合第二预设值),平台路径控制器111提取开机码CODB,并提供开机码CODB给中央处理器112。此时,中央处理器112执行开机码CODB并读取插槽140里的记忆模块。在其它实施例中,当特定接脚PS1的电压位准VS1符合第三预设值时,平台路径控制器111提取开机码CODC,并提供开机码CODC予中央处理器112。中央处理器112执行开机码CODC并读取插槽140里的记忆模块。在其它实施例中,中央处理器112可能独立于控制电路110B之外。FIG. 1B is another schematic diagram of the motherboard of the present invention. FIG. 1B is similar to FIG. 1A, except that the control circuit 110B of FIG. 1B further includes a central processing unit (CPU) 112. The CPU 112 executes a booting procedure according to the booting code COD A or COD B , and reads the memory module in the slot 140. For example, when the voltage level V S1 of the specific pin PS1 meets the first preset value, the platform path controller 111 extracts the booting code COD A and provides the booting code COD A to the CPU 112. In this example, the CPU 112 executes the booting code COD A and reads the memory module in the slot 140. However, when the voltage level V S1 of the specific pin PS1 does not meet the first preset value (such as meeting the second preset value), the platform path controller 111 extracts the booting code COD B and provides the booting code COD B to the CPU 112. At this time, the CPU 112 executes the booting code COD B and reads the memory module in the slot 140. In other embodiments, when the voltage level V S1 of the specific pin PS1 meets the third preset value, the platform path controller 111 extracts the boot code CODC and provides the boot code CODC to the CPU 112. The CPU 112 executes the boot code CODC and reads the memory module in the slot 140. In other embodiments, the CPU 112 may be independent of the control circuit 110B.

图1C为本发明主机板的另一示意图。图1C相似图1A,不同之处在于,图1C的控制电路100C包括电压调整元件113。电压调整元件113根据调整信号SA,产生设定信号SS。电压产生电路130根据设定信号SS产生工作电压VA或VB。在一些可能实施例中,设定信号SS可能是电流信号、位准信号。在其它实施例中,电压调整元件113可能通过一系统管理总线(SystemManagement Bus)114提供设定信号SS给电压产生电路130。在其它实施例中,电压调整元件113可能独立于控制电路110C之外。在一些实施例中,图1B的中央处理器112可设置在控制电路110C之中或之外。在此例中,中央处理器再根据平台路径控制器111所发出的开机码,读取插槽140的记忆模块,并进行适合记忆模块的开机程序。FIG. 1C is another schematic diagram of a motherboard of the present invention. FIG. 1C is similar to FIG. 1A , except that the control circuit 100C of FIG. 1C includes a voltage adjustment element 113. The voltage adjustment element 113 generates a setting signal SS according to an adjustment signal SA . The voltage generating circuit 130 generates an operating voltage VA or VB according to the setting signal SS . In some possible embodiments, the setting signal SS may be a current signal or a level signal. In other embodiments, the voltage adjustment element 113 may provide the setting signal SS to the voltage generating circuit 130 via a system management bus (SystemManagement Bus) 114. In other embodiments, the voltage adjustment element 113 may be independent of the control circuit 110C. In some embodiments, the central processing unit 112 of FIG. 1B may be disposed in or outside the control circuit 110C. In this example, the central processing unit reads the memory module of the slot 140 according to the boot code issued by the platform path controller 111, and performs a boot procedure suitable for the memory module.

图2A为本发明主机板的另一示意图。在本实施例中,主机板200A包括控制电路210A、储存电路220、电压产生电路230以及插槽240。控制电路210A根据特定接脚PS1的电压位准VS1,判断是否记忆模块已插入插槽240。当记忆模块插入插槽240时,控制电路210A根据电压位准VS1,判断记忆模块的种类,并根据判断结果从储存电路220中提取合适的开机码,并发出调整信号SA,用以命令电压产生电路230产生合适的工作电压予插槽240。由于控制电路210A、电压产生电路230以及插槽240的特性与图1B的控制电路110B、电压产生电路130以及插槽140的特性相似,故不再赘述。FIG. 2A is another schematic diagram of a motherboard of the present invention. In this embodiment, the motherboard 200A includes a control circuit 210A, a storage circuit 220, a voltage generating circuit 230, and a slot 240. The control circuit 210A determines whether a memory module has been inserted into the slot 240 according to a voltage level V S1 of a specific pin PS1 . When the memory module is inserted into the slot 240, the control circuit 210A determines the type of the memory module according to the voltage level V S1 , and extracts a suitable boot code from the storage circuit 220 according to the determination result, and sends an adjustment signal S A to command the voltage generating circuit 230 to generate a suitable working voltage for the slot 240. Since the characteristics of the control circuit 210A, the voltage generating circuit 230, and the slot 240 are similar to those of the control circuit 110B, the voltage generating circuit 130, and the slot 140 of FIG. 1B, they are not described in detail.

在本实施例中,储存电路220包括储存元件221及222。储存元件221储存开机码CODA,并具有第一基本输入输出系统。储存元件222储存开机码CODB,并具有第二基本输入输出系统。在本实施例中,储存元件221及222各自独立。当控制电路210A读取储存元件221时,储存元件222不运作。当控制电路210A读取储存元件222时,储存元件221不运作。在其它实施例中,储存电路220具有更多的储存元件,用以储存更多开机码。在一些实施例中,储存电路220可取代图1A~1C中的储存电路120。In this embodiment, the storage circuit 220 includes storage elements 221 and 222. The storage element 221 stores the startup code COD A and has a first basic input and output system. The storage element 222 stores the startup code COD B and has a second basic input and output system. In this embodiment, the storage elements 221 and 222 are independent of each other. When the control circuit 210A reads the storage element 221, the storage element 222 does not operate. When the control circuit 210A reads the storage element 222, the storage element 221 does not operate. In other embodiments, the storage circuit 220 has more storage elements for storing more startup codes. In some embodiments, the storage circuit 220 can replace the storage circuit 120 in Figures 1A to 1C.

图2B为本发明主机板的另一示意图。图2B相似图2A,不同之处在于,图2B中的控制电路210B包括开关电路213。开关电路213提供路径214及215。路径214电性连接于输出端216与储存元件221之间。路径215电性连接于输出端216与储存元件222之间。在本实施例中,开关电路213根据特定接脚PS1的电压位准VS1,导通路径214或215,用以提供开机码CODA或CODB至输出端216。FIG. 2B is another schematic diagram of the motherboard of the present invention. FIG. 2B is similar to FIG. 2A, except that the control circuit 210B in FIG. 2B includes a switch circuit 213. The switch circuit 213 provides paths 214 and 215. The path 214 is electrically connected between the output terminal 216 and the storage element 221. The path 215 is electrically connected between the output terminal 216 and the storage element 222. In this embodiment, the switch circuit 213 turns on the path 214 or 215 according to the voltage level V S1 of the specific pin PS1 , so as to provide the startup code COD A or COD B to the output terminal 216.

举例而言,当特定接脚PS1的电压位准VS1符合第一预设值时,开关电路213导通路径214,用以提供开机码CODA予输出端216。当特定接脚PS1的电压位准VS1不符合第二预设值时,开关电路213导通路径215,用以提供开机码CODB予输出端216。在其它实施例中,当储存电路220具有更多的储存元件时,开关电路213提供更多的路径,用以传送不同的开机码至输出端216。在其它实施例中,开关电路213可应用于第2A图的控制电路210A中。For example, when the voltage level V S1 of the specific pin PS1 meets the first preset value, the switch circuit 213 turns on the path 214 to provide the startup code COD A to the output terminal 216. When the voltage level V S1 of the specific pin PS1 does not meet the second preset value, the switch circuit 213 turns on the path 215 to provide the startup code COD B to the output terminal 216. In other embodiments, when the storage circuit 220 has more storage elements, the switch circuit 213 provides more paths to transmit different startup codes to the output terminal 216. In other embodiments, the switch circuit 213 can be applied to the control circuit 210A of FIG. 2A.

平台路径控制器211电性连接于输出端216与电压产生电路230之间,并根据输出端216的开机码产生调整信号SA。举例而言,当开关电路213导通路径214时,平台路径控制器211根据开机码CODA产生调整信号SA,用以命令电压产生电路230输出工作电压VA予插槽240。当开关电路213导通路径215时,平台路径控制器211根据开机码CODB产生调整信号SA,用以命令电压产生电路230输出工作电压VB予插槽240。The platform path controller 211 is electrically connected between the output terminal 216 and the voltage generating circuit 230, and generates the adjustment signal S A according to the power-on code of the output terminal 216. For example, when the switch circuit 213 conducts the path 214, the platform path controller 211 generates the adjustment signal S A according to the power-on code COD A , and commands the voltage generating circuit 230 to output the working voltage VA to the slot 240. When the switch circuit 213 conducts the path 215, the platform path controller 211 generates the adjustment signal S A according to the power-on code COD B , and commands the voltage generating circuit 230 to output the working voltage VB to the slot 240.

在其它实施例中,控制电路210B还具有中央处理器(未显示)。在此例中,中央处理器用以执行平台路径控制器211所接收到的开机码。在一些实施例中,中央处理器独立于控制电路210B之外。In other embodiments, the control circuit 210B further includes a central processing unit (not shown). In this example, the central processing unit is used to execute the boot code received by the platform path controller 211. In some embodiments, the central processing unit is independent of the control circuit 210B.

图3为本发明主机板的另一示意图。图3相似图1A,不同之处在于,主机板300包括插槽340及350。插槽340用以插入第一记忆模块,并具有特定接脚PS1。插槽350用以插入第二记忆模块,并具有特定接脚PS2。在一些可能实施例中,插槽340与350分别具有卡榫341及351。在此例中,卡榫341相对于插槽340的位置相同于卡榫351相对于插槽350的位置,用以避免使用者将不同种类的记忆模块插入插槽340及350。当使用者将不同种的记忆模块插入插槽340及350时(如使用者插入DDR4记忆模块至插槽340并插入LPDDR4记忆模块至插槽350),主机板300暂停动作。本发明并不限定插槽的数量。在其它实施例中,主机板300可能具有其它数量的插槽。FIG. 3 is another schematic diagram of a motherboard of the present invention. FIG. 3 is similar to FIG. 1A, except that the motherboard 300 includes slots 340 and 350. The slot 340 is used to insert a first memory module and has a specific pin PS1 . The slot 350 is used to insert a second memory module and has a specific pin PS2 . In some possible embodiments, the slots 340 and 350 have latches 341 and 351, respectively. In this example, the position of the latch 341 relative to the slot 340 is the same as the position of the latch 351 relative to the slot 350, so as to prevent the user from inserting different types of memory modules into the slots 340 and 350. When the user inserts different types of memory modules into the slots 340 and 350 (e.g., the user inserts a DDR4 memory module into the slot 340 and inserts an LPDDR4 memory module into the slot 350), the motherboard 300 stops operating. The present invention does not limit the number of slots. In other embodiments, the motherboard 300 may have other numbers of slots.

控制电路310包括平台路径控制器311。平台路径控制器311根据特定接脚PS1的电压位准VS1及特定接脚PS2的电压位准VS2判断记忆模块是否插入插槽340及350。举例而言,当记忆模块尚未插入插槽340及350时,电压位准VS1及VS2符合初始值。当记忆模块插入插槽340及/或350时,电压位准VS1及/或VS2将发生变化。此时,平台路径控制器311根据电压位准VS1及VS2,判断记忆模块的种类。由于平台路径控制器311判断记忆模块的种类的方式相同于第1A图中的平台路径控制器111,故不再赘述。The control circuit 310 includes a platform path controller 311. The platform path controller 311 determines whether the memory module is inserted into the slots 340 and 350 according to the voltage level V S1 of the specific pin PS1 and the voltage level V S2 of the specific pin PS2. For example, when the memory module has not been inserted into the slots 340 and 350, the voltage levels V S1 and V S2 meet the initial values. When the memory module is inserted into the slots 340 and/or 350, the voltage levels V S1 and/or V S2 will change. At this time, the platform path controller 311 determines the type of the memory module according to the voltage levels V S1 and V S2 . Since the method of determining the type of the memory module by the platform path controller 311 is the same as that of the platform path controller 111 in FIG. 1A, it will not be repeated.

在本实施例中,当第一记忆模块插入插槽340并且第二记忆模块插入插槽350时,如果电压位准VS1不同于电压位准VS2,表示第一记忆模块的种类不同于第二记忆模块的种类。举例而言,第一记忆模块可能是DDR4记忆模块,而第二记忆模块为LPDDR4记忆模块。因此,平台路径控制器311可能暂停动作,或是通过调整信号SA命令电压产生电路330暂停输出工作电压给插槽340及350。在一些可能实施例中,平台路径控制器311可能不提取开机码CODA或CODB。在其它实施例中,平台路径控制器311可能根据设定值,读取第一记忆模块的开机码(如CODA),并命令电压产生电路330输出合适的工作电压予插槽340,但不输出任何工作电压予插槽350。在完成开机动作后,平台路径控制器311再发出警示信息,告知使用者记忆模块的种类不同,以方便使用者实时更换或拔除。In this embodiment, when the first memory module is inserted into the slot 340 and the second memory module is inserted into the slot 350, if the voltage level V S1 is different from the voltage level V S2 , it means that the type of the first memory module is different from the type of the second memory module. For example, the first memory module may be a DDR4 memory module, and the second memory module may be an LPDDR4 memory module. Therefore, the platform path controller 311 may suspend the operation, or command the voltage generating circuit 330 to suspend outputting the working voltage to the slots 340 and 350 by adjusting the signal SA . In some possible embodiments, the platform path controller 311 may not extract the boot code COD A or COD B. In other embodiments, the platform path controller 311 may read the boot code (such as COD A ) of the first memory module according to the set value, and command the voltage generating circuit 330 to output a suitable working voltage to the slot 340, but not output any working voltage to the slot 350. After completing the boot operation, the platform path controller 311 will issue a warning message to inform the user that the types of the memory modules are different, so as to facilitate the user to replace or remove them in real time.

然而,当电压位准VS1相同于电压位准VS2时,表示第一记忆模块的种类相同于第二记忆模块的种类。因此,平台路径控制器311从储存电路320中提取合适的开机码(如CODA)。在一些可能实施例中,平台路径控制器311提供开机码给中央处理器(未显示)。该中央处理器可能整合于控制电路310之中,或是独立于控制电路310之外。在此例中,中央处理器根据平台路径控制器311所提供的开机码,读取第一及/或第二记忆模块,用以执行一开机程序。However, when the voltage level V S1 is the same as the voltage level V S2 , it indicates that the type of the first memory module is the same as the type of the second memory module. Therefore, the platform path controller 311 extracts a suitable boot code (such as CODA ) from the storage circuit 320. In some possible embodiments, the platform path controller 311 provides the boot code to a central processor (not shown). The central processor may be integrated into the control circuit 310 or independent of the control circuit 310. In this example, the central processor reads the first and/or second memory modules according to the boot code provided by the platform path controller 311 to execute a boot procedure.

在一些实施例中,控制电路310可能还包括开关电路(未显示)。开关电路判断电压位准VS1是否相同于电压位准VS2。当电压位准VS1相同于电压位准VS2时,开关电路根据电压位准VS1提供开机码CODA或CODB给平台路径控制器311。在其它实施例中,控制电路310还包括电压调整元件(未显示),用以处理调整信号SA,并产生设定信号(未显示)。在此例中,电压产生电路330根据设定信号提供工作电压予插槽340及350。In some embodiments, the control circuit 310 may further include a switch circuit (not shown). The switch circuit determines whether the voltage level VS1 is the same as the voltage level VS2 . When the voltage level VS1 is the same as the voltage level VS2 , the switch circuit provides a boot code COD A or COD B to the platform path controller 311 according to the voltage level VS1 . In other embodiments, the control circuit 310 further includes a voltage adjustment element (not shown) for processing the adjustment signal SA and generating a setting signal (not shown). In this example, the voltage generation circuit 330 provides the operating voltage to the slots 340 and 350 according to the setting signal.

在本实施例中,电压产生电路330通过不同接脚电性连接插槽340及350,但并非用以限制本发明。在其它实施例中,电压产生电路330通过同一接脚电性连接插槽340及350。由于电压产生电路330的特性与图1A中的电压产生电路130相似,故不再赘述。另外,储存电路320的特性与图1A的储存电路120的特性相似,故不再赘述。在其它实施例中,图2A的储存电路220可取代图3的储存电路320。In the present embodiment, the voltage generating circuit 330 is electrically connected to the slots 340 and 350 through different pins, but this is not intended to limit the present invention. In other embodiments, the voltage generating circuit 330 is electrically connected to the slots 340 and 350 through the same pin. Since the characteristics of the voltage generating circuit 330 are similar to those of the voltage generating circuit 130 in FIG. 1A, they will not be described in detail. In addition, the characteristics of the storage circuit 320 are similar to those of the storage circuit 120 in FIG. 1A, so they will not be described in detail. In other embodiments, the storage circuit 220 in FIG. 2A can replace the storage circuit 320 in FIG. 3.

当不同种类的记忆模块插入插槽340及350时,插槽340及350的特定接脚PS1及PS2的电压位准VS1及VS2将发生变化。因此,通过检测特定接脚PS1及PS2的电压位准VS1及VS2变化,便可得知记忆模块的种类,并根据记忆模块的种类,提供合适的工作电压予记忆模块并选择合适的开机码,以进行开机程序,使得主机板300正常运作。When different types of memory modules are inserted into the slots 340 and 350, the voltage levels V S1 and V S2 of the specific pins PS1 and PS2 of the slots 340 and 350 will change. Therefore, by detecting the changes in the voltage levels V S1 and V S2 of the specific pins PS1 and PS2 , the type of the memory module can be known, and according to the type of the memory module, a suitable operating voltage is provided to the memory module and a suitable boot code is selected to perform the boot procedure so that the motherboard 300 operates normally.

除非另作定义,在此所有词汇(包含技术与科学词汇)均属本发明所属技术领域中具有通常知识者的一般理解。此外,除非明白表示,词汇在一般字典中的定义应解释为与其相关技术领域的文章中意义一致,而不应解释为理想状态或过分正式的语态。Unless otherwise defined, all terms (including technical and scientific terms) herein are generally understood by those with ordinary knowledge in the art to which the present invention belongs. In addition, unless otherwise expressly stated, the definition of a term in a general dictionary should be interpreted as consistent with the meaning in the article in the relevant art field, and should not be interpreted as an ideal state or overly formal tone.

虽然本发明已以较佳实施例揭露如上,然其并非用以限定本发明,任何所属技术领域中的普通技术人员,在不脱离本发明的精神和范围内,当可作些许修改与完善。举例来,本发明实施例所系统、装置或是方法可以硬件、软件或硬件以及软件的组合的实体实施例加以实现。因此本发明的保护范围当视权利要求书所界定的范围为准。Although the present invention has been disclosed as above with preferred embodiments, it is not intended to limit the present invention. Any person skilled in the art may make some modifications and improvements without departing from the spirit and scope of the present invention. For example, the system, device or method of the embodiment of the present invention may be implemented by a physical embodiment of hardware, software or a combination of hardware and software. Therefore, the scope of protection of the present invention shall be subject to the scope defined by the claims.

Claims (15)

1.一种支持不同种类存储器的主机板,包括:1. A motherboard supporting different types of memory, comprising: 储存电路,储存第一开机码以及第二开机码;A storage circuit for storing a first power-on code and a second power-on code; 第一插槽,用以插入第一记忆模块,并具有第一特定接脚,其中该第一记忆模块控制该第一特定接脚的电压位准;A first slot is used to insert a first memory module and has a first specific pin, wherein the first memory module controls a voltage level of the first specific pin; 第二插槽,用以插入第二记忆模块;A second slot for inserting a second memory module; 控制电路,根据该第一特定接脚的电压位准,提取该第一或第二开机码;以及A control circuit extracts the first or second boot code according to the voltage level of the first specific pin; and 电压产生电路,根据该第一特定接脚的电压位准,产生第一工作电压或是第二工作电压提供给该第一插槽,The voltage generating circuit generates a first working voltage or a second working voltage according to the voltage level of the first specific pin and provides it to the first slot. 其中:in: 当该第一特定接脚的电压位准符合第一预设值时,该电压产生电路产生该第一工作电压并且该控制电路提取该第一开机码,When the voltage level of the first specific pin meets the first preset value, the voltage generating circuit generates the first working voltage and the control circuit extracts the first boot code. 当该第一特定接脚的电压位准不符合该第一预设值时,该电压产生电路产生该第二工作电压并且该控制电路提取该第二开机码,When the voltage level of the first specific pin does not meet the first preset value, the voltage generating circuit generates the second working voltage and the control circuit extracts the second boot code. 当该第一记忆模块插入该第一插槽,该第二记忆模块插入该第二插槽,并且该第一记忆模块的类型不同于该第二记忆模块的类型时,该电压产生电路向该第一插槽供电且不向该第二插槽供电。When the first memory module is inserted into the first slot, the second memory module is inserted into the second slot, and the type of the first memory module is different from the type of the second memory module, the voltage generating circuit supplies power to the first slot and does not supply power to the second slot. 2.如权利要求1所述的支持不同种类存储器的主机板,其特征在于,该控制电路包括:2. The motherboard supporting different types of memories as claimed in claim 1, wherein the control circuit comprises: 平台路径控制器,根据该第一特定接脚的电压位准,产生调整信号,用以控制该电压产生电路产生该第一或第二工作电压提供给该第一插槽。The platform path controller generates an adjustment signal according to the voltage level of the first specific pin to control the voltage generating circuit to generate the first or second working voltage to provide to the first slot. 3.如权利要求2所述的支持不同种类存储器的主机板,其特征在于,该控制电路还包括:3. The motherboard supporting different types of memories as claimed in claim 2, wherein the control circuit further comprises: 中央处理器,根据该第一或第二开机码读取该第一记忆模块,The central processing unit reads the first memory module according to the first or second boot code, 其中:in: 当该第一特定接脚的电压位准符合该第一预设值时,该平台路径控制器提供该第一开机码给该中央处理器,When the voltage level of the first specific pin meets the first preset value, the platform path controller provides the first boot code to the central processing unit. 当该第一特定接脚的电压位准不符合该第一预设值时,该平台路径控制器提供该第二开机码给该中央处理器。When the voltage level of the first specific pin does not meet the first preset value, the platform path controller provides the second boot code to the central processing unit. 4.如权利要求2所述的支持不同种类存储器的主机板,其特征在于,该控制电路还包括:4. The motherboard supporting different types of memories as claimed in claim 2, wherein the control circuit further comprises: 电压调整元件,根据该调整信号,产生设定信号,其中,该电压产生电路根据该设定信号产生该第一或第二工作电压。The voltage adjustment element generates a setting signal according to the adjustment signal, wherein the voltage generating circuit generates the first or second operating voltage according to the setting signal. 5.如权利要求1所述的支持不同种类存储器的主机板,其特征在于,该储存电路包括基本输入输出系统,用以储存该第一及第二开机码。5 . The motherboard supporting different types of memories as claimed in claim 1 , wherein the storage circuit comprises a basic input and output system for storing the first and second boot codes. 6.如权利要求1所述的支持不同种类存储器的主机板,其特征在于,该储存电路包括:6. The motherboard supporting different types of memories as claimed in claim 1, wherein the storage circuit comprises: 第一储存元件,用以储存该第一开机码;以及A first storage element, used to store the first boot code; and 第二储存元件,用以储存该第二开机码。The second storage element is used to store the second boot code. 7.如权利要求6所述的支持不同种类存储器的主机板,其特征在于,该控制电路包括:7. The motherboard supporting different types of memories as claimed in claim 6, wherein the control circuit comprises: 开关电路,根据该第一特定接脚的电压位准,导通第一路径或是第二路径,其中该第一路径电性连接于输出端与该第一储存元件之间,该第二路径电性连接于该输出端与该第二储存元件之间;以及A switch circuit, according to the voltage level of the first specific pin, conducts a first path or a second path, wherein the first path is electrically connected between the output end and the first storage element, and the second path is electrically connected between the output end and the second storage element; and 平台路径控制器,电性连接于该输出端与该电压产生电路之间,A platform path controller is electrically connected between the output terminal and the voltage generating circuit. 其中:in: 当该第一特定接脚的电压位准符合该第一预设值时,该开关电路导通该第一路径,When the voltage level of the first specific pin meets the first preset value, the switch circuit turns on the first path. 当该第一特定接脚的电压位准不符合该第一预设值时,该开关电路导通该第二路径。When the voltage level of the first specific pin does not meet the first preset value, the switch circuit turns on the second path. 8.如权利要求6所述的支持不同种类存储器的主机板,其特征在于,该第一储存元件包括第一基本输入输出系统,该第二储存元件包括第二基本输入输出系统。8 . The motherboard supporting different types of memories as claimed in claim 6 , wherein the first storage element comprises a first basic input and output system, and the second storage element comprises a second basic input and output system. 9.如权利要求1所述的支持不同种类存储器的主机板,其特征在于,当该第一特定接脚的电压位准符合第二预设值时,该电压产生电路产生该第二工作电压并且该控制电路执行该第二开机码,该第二预设值不同于该第一预设值。9. The motherboard supporting different types of memories as claimed in claim 1, wherein when the voltage level of the first specific pin meets a second preset value, the voltage generating circuit generates the second operating voltage and the control circuit executes the second boot code, and the second preset value is different from the first preset value. 10.如权利要求1所述的支持不同种类存储器的主机板,其特征在于,当该第一特定接脚的电压位准符合第三预设值时,该电压产生电路产生第三工作电压并且该控制电路执行第三开机码,该第三开机码储存于该储存电路中。10. The motherboard supporting different types of memories as claimed in claim 1, wherein when the voltage level of the first specific pin meets a third preset value, the voltage generating circuit generates a third operating voltage and the control circuit executes a third boot code, and the third boot code is stored in the storage circuit. 11.如权利要求1所述的支持不同种类存储器的主机板,其特征在于,当该第一记忆模块插入该第一插槽时,该第一记忆模块提供一串列检测信息至该第一特定接脚,该控制电路根据该串列检测信息提取该第一或第二开机码。11. The motherboard supporting different types of memories as claimed in claim 1, wherein when the first memory module is inserted into the first slot, the first memory module provides a serial detection information to the first specific pin, and the control circuit extracts the first or second boot code according to the serial detection information. 12.如权利要求1所述的支持不同种类存储器的主机板,其特征在于,该第二插槽具有第二特定接脚,其中该第二记忆模块控制该第二特定接脚的电压位准。12 . The motherboard supporting different types of memories as claimed in claim 1 , wherein the second slot has a second specific pin, and the second memory module controls a voltage level of the second specific pin. 13.如权利要求12所述的支持不同种类存储器的主机板,其特征在于,该第一记忆模块为DDR4记忆模块,该第二记忆模块系为LPDDR4记忆模块。13 . The motherboard supporting different types of memories as claimed in claim 12 , wherein the first memory module is a DDR4 memory module, and the second memory module is a LPDDR4 memory module. 14.如权利要求12所述的支持不同种类存储器的主机板,其特征在于,当该第一及第二记忆模块分别插入该第一及第二插槽并且该第一特定接脚的电压位准不同于该第二特定接脚的电压位准时,该控制电路停止动作。14. The motherboard supporting different types of memories as claimed in claim 12, wherein when the first and second memory modules are respectively inserted into the first and second slots and the voltage level of the first specific pin is different from the voltage level of the second specific pin, the control circuit stops operating. 15.如权利要求1所述的支持不同种类存储器的主机板,其特征在于,该第一插槽具有第一卡榫,该第二插槽具有第二卡榫,该第一卡榫相对于该第一插槽的位置相同于该第二卡榫相对于该第二插槽的位置。15. The motherboard supporting different types of memories as described in claim 1, wherein the first slot has a first latch, the second slot has a second latch, and a position of the first latch relative to the first slot is the same as a position of the second latch relative to the second slot.
CN201910763450.9A 2019-08-19 2019-08-19 Motherboards that support different types of memory Active CN112394769B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201910763450.9A CN112394769B (en) 2019-08-19 2019-08-19 Motherboards that support different types of memory

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201910763450.9A CN112394769B (en) 2019-08-19 2019-08-19 Motherboards that support different types of memory

Publications (2)

Publication Number Publication Date
CN112394769A CN112394769A (en) 2021-02-23
CN112394769B true CN112394769B (en) 2024-05-17

Family

ID=74603290

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201910763450.9A Active CN112394769B (en) 2019-08-19 2019-08-19 Motherboards that support different types of memory

Country Status (1)

Country Link
CN (1) CN112394769B (en)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101458648A (en) * 2007-12-12 2009-06-17 鸿富锦精密工业(深圳)有限公司 Double-BIOS circuit
TW201344399A (en) * 2012-04-27 2013-11-01 Winbond Electronics Corp Control method and electronic device utilizing the same
CN107112043A (en) * 2015-01-28 2017-08-29 惠普发展公司有限责任合伙企业 Support different types of storage arrangement

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8639918B2 (en) * 2011-08-31 2014-01-28 Dell Products L.P. Memory compatibility system and method

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN101458648A (en) * 2007-12-12 2009-06-17 鸿富锦精密工业(深圳)有限公司 Double-BIOS circuit
TW201344399A (en) * 2012-04-27 2013-11-01 Winbond Electronics Corp Control method and electronic device utilizing the same
CN107112043A (en) * 2015-01-28 2017-08-29 惠普发展公司有限责任合伙企业 Support different types of storage arrangement

Also Published As

Publication number Publication date
CN112394769A (en) 2021-02-23

Similar Documents

Publication Publication Date Title
EP4288857B1 (en) Independent slot control for peripheral cards
US8055889B2 (en) BIOS management device and method for managing BIOS setting value
US8046596B2 (en) Reset-tolerant authentication device
US8935558B2 (en) Overclocking module, a computer system and a method for overclocking
CN102478800A (en) Monitoring system and method of power sequence signal
CN106940587B (en) A method and system for powering on memory board based on OpenPower platform
CN106648016B (en) Power supply circuit, power supply equipment and power supply method
US11755094B2 (en) Wide range power mechanism for over-speed memory design
US20240220385A1 (en) Power source consumption management apparatus for four-way server
US11256312B2 (en) System and method for managing power to server
US20170337066A1 (en) Computer and controlling method thereof
US7694163B1 (en) System for generating and monitoring voltages generated for a variety of different components on a common printed circuit board
TWI703450B (en) Motherboard supporting different types of memories
CN103176581A (en) Power management device and power management method
TWI749728B (en) Portable electronic device
CN112394769B (en) Motherboards that support different types of memory
US20070157047A1 (en) Computer platform system power state management method and system
KR20150034540A (en) Electronic device
US7290172B2 (en) Computer system maintenance and diagnostics techniques
TWI753606B (en) Master-slave interchangeable power supply device and its host, master-slave interchangeable power supply method and computer-readable recording medium
US20230117637A1 (en) Saving volatile system state
TWI391825B (en) Processing module, operation system and processing method utilizing the same
CN118915891A (en) Complex electricity management method, ARM architecture-based processing system and electronic equipment
CN100419627C (en) Mainboard with spare core unit and method for activating spare core unit
TWI665561B (en) Server and remote control method thereof

Legal Events

Date Code Title Description
PB01 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant